URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [div0u.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log


# sh testcase for div0u -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32
 
        .include "compact/testutils.inc"
 
        start
 
        .global div0u
div0u:
        div0u
        # Can't easily test Q and M (other than visually inspecting
        # the simulator's trace output).
        bt wrong
 
okay:
        pass
 
wrong:
        fail

Line No.	Rev	Author	Line
1	227	jeremybenn	`# sh testcase for div0u -- Asm --`
2			`# mach: all`
3			`# as: -isa=shcompact`
4			`# ld: -m shelf32`
5
6			`.include "compact/testutils.inc"`
7
8			`start`
9
10			`.global div0u`
11			`div0u:`
12			`div0u`
13			`# Can't easily test Q and M (other than visually inspecting`
14			`# the simulator's trace output).`
15			`bt wrong`
16
17			`okay:`
18			`pass`
19
20			`wrong:`
21			`fail`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [div0u.cgs] - Blame information for rev 227