1 |
330 |
jeremybenn |
/* Native support for the SGI Iris running IRIX version 5, for GDB.
|
2 |
|
|
|
3 |
|
|
Copyright (C) 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1998,
|
4 |
|
|
1999, 2000, 2001, 2002, 2004, 2006, 2007, 2008, 2009, 2010
|
5 |
|
|
Free Software Foundation, Inc.
|
6 |
|
|
|
7 |
|
|
Contributed by Alessandro Forin(af@cs.cmu.edu) at CMU
|
8 |
|
|
and by Per Bothner(bothner@cs.wisc.edu) at U.Wisconsin.
|
9 |
|
|
Implemented for Irix 4.x by Garrett A. Wollman.
|
10 |
|
|
Modified for Irix 5.x by Ian Lance Taylor.
|
11 |
|
|
|
12 |
|
|
This file is part of GDB.
|
13 |
|
|
|
14 |
|
|
This program is free software; you can redistribute it and/or modify
|
15 |
|
|
it under the terms of the GNU General Public License as published by
|
16 |
|
|
the Free Software Foundation; either version 3 of the License, or
|
17 |
|
|
(at your option) any later version.
|
18 |
|
|
|
19 |
|
|
This program is distributed in the hope that it will be useful,
|
20 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
21 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
22 |
|
|
GNU General Public License for more details.
|
23 |
|
|
|
24 |
|
|
You should have received a copy of the GNU General Public License
|
25 |
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
26 |
|
|
|
27 |
|
|
#include "defs.h"
|
28 |
|
|
#include "inferior.h"
|
29 |
|
|
#include "gdbcore.h"
|
30 |
|
|
#include "target.h"
|
31 |
|
|
#include "regcache.h"
|
32 |
|
|
#include "procfs.h"
|
33 |
|
|
|
34 |
|
|
#include "gdb_string.h"
|
35 |
|
|
#include <sys/time.h>
|
36 |
|
|
#include <sys/procfs.h>
|
37 |
|
|
#include <setjmp.h> /* For JB_XXX. */
|
38 |
|
|
|
39 |
|
|
/* Prototypes for supply_gregset etc. */
|
40 |
|
|
#include "gregset.h"
|
41 |
|
|
#include "mips-tdep.h"
|
42 |
|
|
|
43 |
|
|
static void fetch_core_registers (struct regcache *, char *,
|
44 |
|
|
unsigned int, int, CORE_ADDR);
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
/*
|
48 |
|
|
* See the comment in m68k-tdep.c regarding the utility of these functions.
|
49 |
|
|
*
|
50 |
|
|
* These definitions are from the MIPS SVR4 ABI, so they may work for
|
51 |
|
|
* any MIPS SVR4 target.
|
52 |
|
|
*/
|
53 |
|
|
|
54 |
|
|
void
|
55 |
|
|
supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)
|
56 |
|
|
{
|
57 |
|
|
int regi;
|
58 |
|
|
const greg_t *regp = &(*gregsetp)[0];
|
59 |
|
|
struct gdbarch *gdbarch = get_regcache_arch (regcache);
|
60 |
|
|
int gregoff = sizeof (greg_t) - mips_isa_regsize (gdbarch);
|
61 |
|
|
static char zerobuf[32] = {0};
|
62 |
|
|
|
63 |
|
|
for (regi = 0; regi <= CTX_RA; regi++)
|
64 |
|
|
regcache_raw_supply (regcache, regi,
|
65 |
|
|
(const char *) (regp + regi) + gregoff);
|
66 |
|
|
|
67 |
|
|
regcache_raw_supply (regcache, mips_regnum (gdbarch)->pc,
|
68 |
|
|
(const char *) (regp + CTX_EPC) + gregoff);
|
69 |
|
|
regcache_raw_supply (regcache, mips_regnum (gdbarch)->hi,
|
70 |
|
|
(const char *) (regp + CTX_MDHI) + gregoff);
|
71 |
|
|
regcache_raw_supply (regcache, mips_regnum (gdbarch)->lo,
|
72 |
|
|
(const char *) (regp + CTX_MDLO) + gregoff);
|
73 |
|
|
regcache_raw_supply (regcache, mips_regnum (gdbarch)->cause,
|
74 |
|
|
(const char *) (regp + CTX_CAUSE) + gregoff);
|
75 |
|
|
|
76 |
|
|
/* Fill inaccessible registers with zero. */
|
77 |
|
|
regcache_raw_supply (regcache, mips_regnum (gdbarch)->badvaddr, zerobuf);
|
78 |
|
|
}
|
79 |
|
|
|
80 |
|
|
void
|
81 |
|
|
fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)
|
82 |
|
|
{
|
83 |
|
|
int regi, size;
|
84 |
|
|
greg_t *regp = &(*gregsetp)[0];
|
85 |
|
|
gdb_byte buf[MAX_REGISTER_SIZE];
|
86 |
|
|
struct gdbarch *gdbarch = get_regcache_arch (regcache);
|
87 |
|
|
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
|
88 |
|
|
|
89 |
|
|
/* Under Irix6, if GDB is built with N32 ABI and is debugging an O32
|
90 |
|
|
executable, we have to sign extend the registers to 64 bits before
|
91 |
|
|
filling in the gregset structure. */
|
92 |
|
|
|
93 |
|
|
for (regi = 0; regi <= CTX_RA; regi++)
|
94 |
|
|
if ((regno == -1) || (regno == regi))
|
95 |
|
|
{
|
96 |
|
|
size = register_size (gdbarch, regi);
|
97 |
|
|
regcache_raw_collect (regcache, regi, buf);
|
98 |
|
|
*(regp + regi) = extract_signed_integer (buf, size, byte_order);
|
99 |
|
|
}
|
100 |
|
|
|
101 |
|
|
if ((regno == -1) || (regno == mips_regnum (gdbarch)->pc))
|
102 |
|
|
{
|
103 |
|
|
regi = mips_regnum (gdbarch)->pc;
|
104 |
|
|
size = register_size (gdbarch, regi);
|
105 |
|
|
regcache_raw_collect (regcache, regi, buf);
|
106 |
|
|
*(regp + CTX_EPC) = extract_signed_integer (buf, size, byte_order);
|
107 |
|
|
}
|
108 |
|
|
|
109 |
|
|
if ((regno == -1) || (regno == mips_regnum (gdbarch)->cause))
|
110 |
|
|
{
|
111 |
|
|
regi = mips_regnum (gdbarch)->cause;
|
112 |
|
|
size = register_size (gdbarch, regi);
|
113 |
|
|
regcache_raw_collect (regcache, regi, buf);
|
114 |
|
|
*(regp + CTX_CAUSE) = extract_signed_integer (buf, size, byte_order);
|
115 |
|
|
}
|
116 |
|
|
|
117 |
|
|
if ((regno == -1) || (regno == mips_regnum (gdbarch)->hi))
|
118 |
|
|
{
|
119 |
|
|
regi = mips_regnum (gdbarch)->hi;
|
120 |
|
|
size = register_size (gdbarch, regi);
|
121 |
|
|
regcache_raw_collect (regcache, regi, buf);
|
122 |
|
|
*(regp + CTX_MDHI) = extract_signed_integer (buf, size, byte_order);
|
123 |
|
|
}
|
124 |
|
|
|
125 |
|
|
if ((regno == -1) || (regno == mips_regnum (gdbarch)->lo))
|
126 |
|
|
{
|
127 |
|
|
regi = mips_regnum (gdbarch)->lo;
|
128 |
|
|
size = register_size (gdbarch, regi);
|
129 |
|
|
regcache_raw_collect (regcache, regi, buf);
|
130 |
|
|
*(regp + CTX_MDLO) = extract_signed_integer (buf, size, byte_order);
|
131 |
|
|
}
|
132 |
|
|
}
|
133 |
|
|
|
134 |
|
|
/*
|
135 |
|
|
* Now we do the same thing for floating-point registers.
|
136 |
|
|
* We don't bother to condition on gdbarch_fp0_regnum since any
|
137 |
|
|
* reasonable MIPS configuration has an R3010 in it.
|
138 |
|
|
*
|
139 |
|
|
* Again, see the comments in m68k-tdep.c.
|
140 |
|
|
*/
|
141 |
|
|
|
142 |
|
|
void
|
143 |
|
|
supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)
|
144 |
|
|
{
|
145 |
|
|
int regi;
|
146 |
|
|
static char zerobuf[32] = {0};
|
147 |
|
|
char fsrbuf[8];
|
148 |
|
|
struct gdbarch *gdbarch = get_regcache_arch (regcache);
|
149 |
|
|
|
150 |
|
|
/* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
|
151 |
|
|
|
152 |
|
|
for (regi = 0; regi < 32; regi++)
|
153 |
|
|
regcache_raw_supply (regcache, gdbarch_fp0_regnum (gdbarch) + regi,
|
154 |
|
|
(const char *) &fpregsetp->fp_r.fp_regs[regi]);
|
155 |
|
|
|
156 |
|
|
/* We can't supply the FSR register directly to the regcache,
|
157 |
|
|
because there is a size issue: On one hand, fpregsetp->fp_csr
|
158 |
|
|
is 32bits long, while the regcache expects a 64bits long value.
|
159 |
|
|
So we use a buffer of the correct size and copy into it the register
|
160 |
|
|
value at the proper location. */
|
161 |
|
|
memset (fsrbuf, 0, 4);
|
162 |
|
|
memcpy (fsrbuf + 4, &fpregsetp->fp_csr, 4);
|
163 |
|
|
|
164 |
|
|
regcache_raw_supply (regcache,
|
165 |
|
|
mips_regnum (gdbarch)->fp_control_status, fsrbuf);
|
166 |
|
|
|
167 |
|
|
/* FIXME: how can we supply FCRIR? SGI doesn't tell us. */
|
168 |
|
|
regcache_raw_supply (regcache,
|
169 |
|
|
mips_regnum (gdbarch)->fp_implementation_revision,
|
170 |
|
|
zerobuf);
|
171 |
|
|
}
|
172 |
|
|
|
173 |
|
|
void
|
174 |
|
|
fill_fpregset (const struct regcache *regcache, fpregset_t *fpregsetp, int regno)
|
175 |
|
|
{
|
176 |
|
|
int regi;
|
177 |
|
|
char *from, *to;
|
178 |
|
|
struct gdbarch *gdbarch = get_regcache_arch (regcache);
|
179 |
|
|
|
180 |
|
|
/* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
|
181 |
|
|
|
182 |
|
|
for (regi = gdbarch_fp0_regnum (gdbarch);
|
183 |
|
|
regi < gdbarch_fp0_regnum (gdbarch) + 32; regi++)
|
184 |
|
|
{
|
185 |
|
|
if ((regno == -1) || (regno == regi))
|
186 |
|
|
{
|
187 |
|
|
to = (char *) &(fpregsetp->fp_r.fp_regs[regi - gdbarch_fp0_regnum
|
188 |
|
|
(gdbarch)]);
|
189 |
|
|
regcache_raw_collect (regcache, regi, to);
|
190 |
|
|
}
|
191 |
|
|
}
|
192 |
|
|
|
193 |
|
|
if (regno == -1
|
194 |
|
|
|| regno == mips_regnum (gdbarch)->fp_control_status)
|
195 |
|
|
{
|
196 |
|
|
char fsrbuf[8];
|
197 |
|
|
|
198 |
|
|
/* We can't fill the FSR register directly from the regcache,
|
199 |
|
|
because there is a size issue: On one hand, fpregsetp->fp_csr
|
200 |
|
|
is 32bits long, while the regcache expects a 64bits long buffer.
|
201 |
|
|
So we use a buffer of the correct size and copy the register
|
202 |
|
|
value from that buffer. */
|
203 |
|
|
regcache_raw_collect (regcache,
|
204 |
|
|
mips_regnum (gdbarch)->fp_control_status, fsrbuf);
|
205 |
|
|
|
206 |
|
|
memcpy (&fpregsetp->fp_csr, fsrbuf + 4, 4);
|
207 |
|
|
}
|
208 |
|
|
}
|
209 |
|
|
|
210 |
|
|
|
211 |
|
|
/* Provide registers to GDB from a core file.
|
212 |
|
|
|
213 |
|
|
CORE_REG_SECT points to an array of bytes, which were obtained from
|
214 |
|
|
a core file which BFD thinks might contain register contents.
|
215 |
|
|
CORE_REG_SIZE is its size.
|
216 |
|
|
|
217 |
|
|
Normally, WHICH says which register set corelow suspects this is:
|
218 |
|
|
|
219 |
|
|
2 --- the floating-point register set
|
220 |
|
|
However, for Irix 5, WHICH isn't used.
|
221 |
|
|
|
222 |
|
|
REG_ADDR is also unused. */
|
223 |
|
|
|
224 |
|
|
static void
|
225 |
|
|
fetch_core_registers (struct regcache *regcache,
|
226 |
|
|
char *core_reg_sect, unsigned core_reg_size,
|
227 |
|
|
int which, CORE_ADDR reg_addr)
|
228 |
|
|
{
|
229 |
|
|
char *srcp = core_reg_sect;
|
230 |
|
|
struct gdbarch *gdbarch = get_regcache_arch (regcache);
|
231 |
|
|
int regsize = mips_isa_regsize (gdbarch);
|
232 |
|
|
int regno;
|
233 |
|
|
|
234 |
|
|
/* If regsize is 8, this is a N32 or N64 core file.
|
235 |
|
|
If regsize is 4, this is an O32 core file. */
|
236 |
|
|
if (core_reg_size != regsize * gdbarch_num_regs (gdbarch))
|
237 |
|
|
{
|
238 |
|
|
warning (_("wrong size gregset struct in core file"));
|
239 |
|
|
return;
|
240 |
|
|
}
|
241 |
|
|
|
242 |
|
|
for (regno = 0; regno < gdbarch_num_regs (gdbarch); regno++)
|
243 |
|
|
{
|
244 |
|
|
regcache_raw_supply (regcache, regno, srcp);
|
245 |
|
|
srcp += regsize;
|
246 |
|
|
}
|
247 |
|
|
}
|
248 |
|
|
|
249 |
|
|
/* Register that we are able to handle irix5 core file formats.
|
250 |
|
|
This really is bfd_target_unknown_flavour */
|
251 |
|
|
|
252 |
|
|
static struct core_fns irix5_core_fns =
|
253 |
|
|
{
|
254 |
|
|
bfd_target_unknown_flavour, /* core_flavour */
|
255 |
|
|
default_check_format, /* check_format */
|
256 |
|
|
default_core_sniffer, /* core_sniffer */
|
257 |
|
|
fetch_core_registers, /* core_read_registers */
|
258 |
|
|
NULL /* next */
|
259 |
|
|
};
|
260 |
|
|
|
261 |
|
|
/* Provide a prototype to silence -Wmissing-prototypes. */
|
262 |
|
|
extern initialize_file_ftype _initialize_irix5_nat;
|
263 |
|
|
|
264 |
|
|
void
|
265 |
|
|
_initialize_irix5_nat (void)
|
266 |
|
|
{
|
267 |
|
|
struct target_ops *t;
|
268 |
|
|
|
269 |
|
|
t = procfs_target ();
|
270 |
|
|
procfs_use_watchpoints (t);
|
271 |
|
|
add_target (t);
|
272 |
|
|
|
273 |
|
|
deprecated_add_core_fns (&irix5_core_fns);
|
274 |
|
|
}
|