OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [configure.tgt] - Blame information for rev 472

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
dnl Note that this file is intended to be included at the m4 level and not
2
dnl the shell level, so use sinclude(...) to pull it in.
3
 
4
# WHEN ADDING ENTRIES TO THIS MATRIX:
5
 
6
# Make sure that the left side always has two dashes.  Otherwise you
7
# can get spurious matches.  Even for unambiguous cases, do this as a
8
# convention, else the table becomes a real mess to understand and
9
# maintain.
10
 
11
dnl glue to avoid code duplication at top level
12
m4_ifndef([SIM_ARCH], [AC_DEFUN([SIM_ARCH],[sim_arch=$1])])
13
 
14
sim_testsuite=no
15
sim_common=yes
16
sim_igen=no
17
sim_arch=
18
case "${target}" in
19
   arm*-*-* | thumb*-*-* | strongarm*-*-* | xscale-*-*)
20
       SIM_ARCH(arm)
21
       sim_testsuite=yes
22
       ;;
23
   avr*-*-*)
24
       SIM_ARCH(avr)
25
       ;;
26
   cr16*-*-*)
27
       SIM_ARCH(cr16)
28
       sim_testsuite=yes
29
       ;;
30
   cris-*-* | crisv32-*-*)
31
       SIM_ARCH(cris)
32
       sim_testsuite=yes
33
       ;;
34
   d10v-*-*)
35
       SIM_ARCH(d10v)
36
       ;;
37
   frv-*-*)
38
       SIM_ARCH(frv)
39
       sim_testsuite=yes
40
       ;;
41
   h8300*-*-*)
42
       SIM_ARCH(h8300)
43
       sim_testsuite=yes
44
       ;;
45
   iq2000-*-*)
46
       SIM_ARCH(iq2000)
47
       sim_testsuite=yes
48
       ;;
49
   lm32-*-*)
50
       SIM_ARCH(lm32)
51
       sim_testsuite=yes
52
       ;;
53
   m32c-*-*)
54
       SIM_ARCH(m32c)
55
       ;;
56
   m32r-*-*)
57
       SIM_ARCH(m32r)
58
       sim_testsuite=yes
59
       ;;
60
   m68hc11-*-*|m6811-*-*)
61
       SIM_ARCH(m68hc11)
62
       sim_testsuite=yes
63
       ;;
64
   mcore-*-*)
65
       SIM_ARCH(mcore)
66
       sim_testsuite=yes
67
       ;;
68
   microblaze-*-*)
69
       SIM_ARCH(microblaze)
70
       sim_testsuite=yes
71
       ;;
72
   mips*-*-*)
73
       SIM_ARCH(mips)
74
       sim_testsuite=yes
75
       sim_igen=yes
76
       ;;
77
   mn10300*-*-*)
78
       SIM_ARCH(mn10300)
79
       sim_igen=yes
80
       ;;
81
   moxie-*-*)
82
       SIM_ARCH(moxie)
83
       sim_testsuite=yes
84
       ;;
85
   or32-*-*)
86
       SIM_ARCH(or32)
87
       ;;
88
   rx-*-*)
89
       SIM_ARCH(rx)
90
       ;;
91
   sh64*-*-*)
92
       SIM_ARCH(sh64)
93
       sim_testsuite=yes
94
       ;;
95
   sh*-*-*)
96
       SIM_ARCH(sh)
97
       sim_testsuite=yes
98
       ;;
99
   sparc-*-rtems*|sparc-*-elf*)
100
       SIM_ARCH(erc32)
101
       sim_testsuite=yes
102
       ;;
103
   powerpc*-*-*)
104
       SIM_ARCH(ppc)
105
       ;;
106
   v850*-*-*)
107
       SIM_ARCH(v850)
108
       sim_igen=yes
109
       sim_testsuite=yes
110
       ;;
111
   *)
112
       # No simulator subdir, so the subdir "common" isn't needed.
113
       sim_common=no
114
       ;;
115
esac
116
AC_SUBST(sim_arch)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.