OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [cr16/] [ChangeLog] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn 
2010-04-14  Mike Frysinger
2 
 
3 
        * interp.c (sim_write): Add const to buffer arg.
4 
 
5 
2010-01-09  Ralf Wildenhues
6 
 
7 
        * configure: Regenerate.
8 
 
9 
2009-08-22  Ralf Wildenhues
10 
 
11 
        * config.in: Regenerate.
12 
        * configure: Likewise.
13 
 
14 
        * configure: Regenerate.
15 
 
16 
2008-07-11  Hans-Peter Nilsson
17 
 
18 
        * configure: Regenerate to track ../common/common.m4 changes.
19 
        * config.in: Ditto.
20 
 
21 
        * interp.c (hash): Remove incorrect prototype.
22 
 
23 
2008-06-06  Vladimir Prus
24 
            Daniel Jacobowitz
25 
            Joseph Myers
26 
 
27 
        * configure: Regenerate.
28 
 
29 
2008-05-02  M Ranga Swami Reddy
30 
 
31 
        * interp.c: Update the machine code decode algorithm using hash table.
32 
        * Makefile.in, cr16_sim.h, gencode.c and  simops.c: Update for typos
33 
        and coding standards.
34 
 
35 
2008-02-12  M Ranga Swami Reddy
36 
 
37 
        * ChangeLog, Makefile.in, configure, configure.in, cr16_sim.h,
38 
        gencode.c, interp.c, simops.c, endian.c: Created.
39 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.