OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [erc32/] [NEWS] - Blame information for rev 481

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
 
2
version 2.0 05-02-96
3
--------------------
4
 
5
* Switched to bfd library. Any supported format (elf, coff, ...) can be used.
6
* The UART devices can be set through -uart1 and -uart2 switches.
7
* Switched to GNU readline.
8
* Added -c option to run batch files at startup
9
* 'reg' command can show different register windows (eg 'reg w3').
10
* Use 'help' for online help on simulator commands
11
 
12
version 1.8.1 20-01-96
13
--------------------
14
 
15
* added -mevrev0 switch to simulate MEC rev.0 bugs in timer and uart
16
 
17
* added -iurev0 switch to simulate IU rev.0 jmpl/restore bug
18
 
19
* Added sis command 'batch' to run batch files
20
 
21
 
22
version 1.8 30-10-95
23
--------------------
24
 
25
* Added s-record support. Use the '-s' switch with sis or the 'load' command.
26
 
27
* IU load dependencies are now modelled
28
 
29
version 1.7 30-10-95
30
--------------------
31
 
32
* Power-down mode implemented in erc32.c.
33
 
34
* Performance display shows the ratio between simulator-time and real-time.
35
 
36
 
37
version 1.6.2 25-10-95
38
--------------------
39
 
40
* The UARTs can now be run at a given speed (simulator time) to better
41
  simulate the behaviour of interrupt routines. The "true mode" is
42
  selected through a compile switch in the makefile.
43
 
44
 
45
version 1.6 28-09-95
46
--------------------
47
 
48
* Major reorganisation of the code. mec.c and mem.c merged into erc32.c.
49
 
50
* The load command does NOT longer load the initialised data at an address
51
  defined by .bdata. This is done in srt0.s using _environ.
52
 
53
* Additional MEC functionallity added - software reset, memory access
54
  protection and waitstate configuration register.
55
 
56
* interf.c - a GDB interface added
57
 
58
* -v switch (verbose) added
59
 
60
version 1.5 14-09-95
61
--------------------
62
 
63
* Added a instruction trace buffer, enabled through the 'hist' command.
64
 
65
* Added a 'perf' command to display statistics such as instruction mix,
66
  CPI, FPU holds etc.
67
 
68
* Added -nfp switch to disable FPU.
69
 
70
* Added -freq switch to set simulated frequency.
71
 
72
version 1.4 22-08-95
73
--------------------
74
 
75
* A -g is provided for those who have problems with GNU readline().
76
 
77
version 1.3 26-07-95
78
--------------------
79
 
80
* No major news, just a bug fix release ...
81
 
82
 
83
version 1.2 13-07-95
84
--------------------
85
 
86
* Added setting of IU registers through the 'reg' command. See README.
87
 
88
* The GNU readline() function is used for command input. However, a
89
ctrl-D still kills the simulator ...
90
 
91
 
92
version 1.1 07-07-95
93
--------------------
94
 
95
 
96
* Added a 'go' command
97
 
98
* Added cycle counting for interrupt overhead.
99
 
100
* Function 'get_mem_ptr' takes one more parameter to avoid segmentation
101
   faults if a.out files are loaded outside the simulated memory. See README.
102
 
103
* Added user-defined function sim_stop().
104
 
105
* Added a reset command. See README.
106
 
107
* Implemented buffered output for MEC uarts to improve output speed.
108
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.