OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [lm32/] [ChangeLog] - Blame information for rev 472

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn 
2010-02-11  Doug Evans
2 
 
3 
        * cpu.h, * decode.c, * model.c, * sem-switch.c, * sem.c: Regenerate.
4 
 
5 
2010-01-09  Ralf Wildenhues
6 
 
7 
        * configure: Regenerate.
8 
 
9 
2010-01-05  Doug Evans
10 
 
11 
        * cpu.h: Regenerate.
12 
        * decode.c: Regenerate.
13 
 
14 
2010-01-02  Doug Evans
15 
 
16 
        * arch.c, * arch.h, * cpu.c, * cpu.h, * cpuall.h, * decode.c,
17 
        * decode.h, * model.c, * sem-switch.c, * sem.c: Regenerate, update
18 
        copyright year.
19 
 
20 
2009-11-22  Doug Evans
21 
 
22 
        * cpu.h: Regenerate.
23 
        * cpuall.h: Regenerate.
24 
        * decode.c: Regenerate.
25 
        * decode.h: Regenerate.
26 
 
27 
2009-11-03  Doug Evans
28 
 
29 
        * arch.c: Regenerate.
30 
        * arch.h: Regenerate.
31 
        * cpu.c: Regenerate.
32 
        * cpu.h: Regenerate.
33 
        * cpuall.h: Regenerate.
34 
        * decode.c: Regenerate.
35 
        * decode.h: Regenerate.
36 
        * model.c: Regenerate.
37 
        * sem-switch.c: Regenerate.
38 
        * sem.c: Regenerate.
39 
 
40 
2009-10-27  Doug Evans
41 
 
42 
        * Makefile.in (stamp-arch): Update path to lm32.cpu.
43 
        (stamp-cpu): Ditto.
44 
 
45 
2009-08-22  Ralf Wildenhues
46 
 
47 
        * config.in: Regenerate.
48 
        * configure: Likewise.
49 
 
50 
        * configure: Regenerate.
51 
 
52 
2009-07-07  Doug Evans
53 
 
54 
        * Makefile.in (traps.o): Add dependency on targ-vals.h to fix
55 
        parallel makes.
56 
 
57 
2009-05-18  Jon Beniston
58 
 
59 
        * Makefile.in: New file.
60 
        * arch.c: New file.
61 
        * arch.h: New file.
62 
        * config.in: New file.
63 
        * configure: New file.
64 
        * configure.ac: New file.
65 
        * cpu.c: New file.
66 
        * cpu.h: New file.
67 
        * cpuall.h: New file.
68 
        * decode.c: New file.
69 
        * decode.h: New file.
70 
        * dv-lm32cpu.c: New file.
71 
        * dv-lm32timer.c: New file.
72 
        * dv-lm32uart.c: New file.
73 
        * lm32.c: New file.
74 
        * lm32-sim.h: New file.
75 
        * mloop.in: New file.
76 
        * model.c: New file.
77 
        * sem.c: New file.
78 
        * sem-switch.c: New file.
79 
        * sim-if.c: New file.
80 
        * sim-main.c: New file.
81 
        * tconfig.in: New file.
82 
        * traps.c: New file.
83 
        * user.c: New file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.