URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [cr16/] [blo.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log


# cr16 testcase for beq disp16
# mach(): cr16
 
        .include "testutils.inc"
 
        start
 
        .global beq
beq:
        mvi_h_condbit 0
        movw $1, r4
        movw $2, r5
        cmpw r4, r5
        blt ok
not_ok:
        fail
ok:
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# cr16 testcase for beq disp16`
2			`# mach(): cr16`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global beq`
9			`beq:`
10			`mvi_h_condbit 0`
11			`movw $1, r4`
12			`movw $2, r5`
13			`cmpw r4, r5`
14			`blt ok`
15			`not_ok:`
16			`fail`
17			`ok:`
18			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [cr16/] [blo.cgs] - Blame information for rev 330