URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movpmv32.ms] - Blame information for rev 330

Details | Compare with Previous | View Log


# mach: crisv32
# output: 11223320\nbb113344\naa557711\n
 
# Test v32-specific special registers.  FIXME: more registers.
 
 .include "testutils.inc"
 start
 .data
store:
 .dword 0x11223344
 .dword 0x77665544
 
 .text
 moveq -1,r3
 move.d store,r4
 move vr,[r4]
 move [r4+],mof
 move mof,r3
 dumpr3
 
 moveq -1,r3
 clearf zcvn
 move 0xbb113344,mof
 test_cc 0 0 0 0
 move mof,r3
 dumpr3
 
 setf zcvn
 move 0xaa557711,mof
 test_cc 1 1 1 1
 move mof,[r4]
 move.d [r4],r3
 dumpr3
 
 quit

Line No.	Rev	Author	Line
1	330	jeremybenn	`# mach: crisv32`
2			`# output: 11223320\nbb113344\naa557711\n`
3
4			`# Test v32-specific special registers. FIXME: more registers.`
5
6			`.include "testutils.inc"`
7			`start`
8			`.data`
9			`store:`
10			`.dword 0x11223344`
11			`.dword 0x77665544`
12
13			`.text`
14			`moveq -1,r3`
15			`move.d store,r4`
16			`move vr,[r4]`
17			`move [r4+],mof`
18			`move mof,r3`
19			`dumpr3`
20
21			`moveq -1,r3`
22			`clearf zcvn`
23			`move 0xbb113344,mof`
24			`test_cc 0 0 0 0`
25			`move mof,r3`
26			`dumpr3`
27
28			`setf zcvn`
29			`move 0xaa557711,mof`
30			`test_cc 1 1 1 1`
31			`move mof,[r4]`
32			`move.d [r4],r3`
33			`dumpr3`
34
35			`quit`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movpmv32.ms] - Blame information for rev 330