OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [tmulv10.ms] - Blame information for rev 330

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
#mach: crisv10
2
#output: Basic clock cycles, total @: 9\n
3
#output: Memory source stall cycles: 0\n
4
#output: Memory read-after-write stall cycles: 0\n
5
#output: Movem source stall cycles: 0\n
6
#output: Movem destination stall cycles: 0\n
7
#output: Movem address stall cycles: 0\n
8
#output: Multiplication source stall cycles: 0\n
9
#output: Jump source stall cycles: 0\n
10
#output: Branch misprediction stall cycles: 0\n
11
#output: Jump target stall cycles: 0\n
12
#sim: --cris-cycles=basic
13
 
14
; Check that multiplications do not make the simulator barf.
15
; Nothing deeper.
16
 
17
 .include "testutils.inc"
18
 startnostack
19
 moveq 1,r3
20
 moveq 2,r1
21
 moveq 1,r0
22
 muls.d r0,r1
23
 muls.d r0,r3
24
 mulu.d r1,r3
25
 break 15
26
 nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.