URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [beorl.cgs] - Blame information for rev 373

Go to most recent revision | Details | Compare with Previous | View Log


# fr30 testcase for beorl $Rj,@$Ri
# mach(): fr30
 
        .include "testutils.inc"
 
        START
 
        .text
        .global beorl
beorl:
        ; Test beorl $Rj,@$Ri
        mvi_h_mem       0x55555555,sp
        set_cc          0x0f            ; Condition codes should not change
        beorl           0x0a,@sp
        test_cc         1 1 1 1
        test_h_mem      0x5f555555,sp
 
        mvi_h_mem       0xf0ffffff,sp
        set_cc          0x04            ; Condition codes should not change
        beorl           0x00,@sp
        test_cc         0 1 0 0
        test_h_mem      0xf0ffffff,sp
 
        mvi_h_mem       0xffffffff,sp
        set_cc          0x0a            ; Condition codes should not change
        beorl           0x0f,@sp
        test_cc         1 0 1 0
        test_h_mem      0xf0ffffff,sp
 
        mvi_h_mem       0xddadbeef,sp
        set_cc          0x09            ; Condition codes should not change
        beorl           0x03,@sp
        test_cc         1 0 0 1
        test_h_mem      0xdeadbeef,sp
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# fr30 testcase for beorl $Rj,@$Ri`
2			`# mach(): fr30`
3
4			`.include "testutils.inc"`
5
6			`START`
7
8			`.text`
9			`.global beorl`
10			`beorl:`
11			`; Test beorl $Rj,@$Ri`
12			`mvi_h_mem 0x55555555,sp`
13			`set_cc 0x0f ; Condition codes should not change`
14			`beorl 0x0a,@sp`
15			`test_cc 1 1 1 1`
16			`test_h_mem 0x5f555555,sp`
17
18			`mvi_h_mem 0xf0ffffff,sp`
19			`set_cc 0x04 ; Condition codes should not change`
20			`beorl 0x00,@sp`
21			`test_cc 0 1 0 0`
22			`test_h_mem 0xf0ffffff,sp`
23
24			`mvi_h_mem 0xffffffff,sp`
25			`set_cc 0x0a ; Condition codes should not change`
26			`beorl 0x0f,@sp`
27			`test_cc 1 0 1 0`
28			`test_h_mem 0xf0ffffff,sp`
29
30			`mvi_h_mem 0xddadbeef,sp`
31			`set_cc 0x09 ; Condition codes should not change`
32			`beorl 0x03,@sp`
33			`test_cc 1 0 0 1`
34			`test_h_mem 0xdeadbeef,sp`
35
36			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [beorl.cgs] - Blame information for rev 373