URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [lduh.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log


# fr30 testcase for
# mach(): fr30
# lduh $Rj,$Ri
# lduh @($R13,$Rj),$Ri
# lduh @($R14,$disp9),$Ri
 
        .include "testutils.inc"
 
        START
 
        .text
        .global lduh
lduh:
        ; Test lduh $Rj,$Ri
        mvi_h_mem       #0x0000beef,sp
        set_cc          0x0f            ; condition codes should not change
        lduh            @sp,r7
        test_cc         1 1 1 1
        test_h_gr       0,r7
 
        mvi_h_mem       #0x0001beef,sp
        set_cc          0x07            ; condition codes should not change
        lduh            @sp,r7
        test_cc         0 1 1 1
        test_h_gr       1,r7
 
        mvi_h_mem       #0x7fffbeef,sp
        set_cc          0x0b            ; condition codes should not change
        lduh            @sp,r7
        test_cc         1 0 1 1
        test_h_gr       0x7fff,r7
 
        mvi_h_mem       #0x8000beef,sp
        set_cc          0x0d            ; condition codes should not change
        lduh            @sp,r7
        test_cc         1 1 0 1
        test_h_gr       0x8000,r7
 
        mvi_h_mem       #0xffffbeef,sp
        set_cc          0x0e            ; condition codes should not change
        lduh            @sp,r7
        test_cc         1 1 1 0
        test_h_gr       0xffff,r7
 
        ; Test lduh @($R13,$Rj),$Ri
        mvr_h_gr        sp,r13
        inci_h_gr       -8,r13
        mvi_h_gr        8,r8
 
        mvi_h_mem       #0x0000beef,sp
        set_cc          0x0f            ; condition codes should not change
        lduh            @(r13,r8),r7
        test_cc         1 1 1 1
        test_h_gr       0,r7
 
        mvi_h_mem       #0x0001beef,sp
        set_cc          0x07            ; condition codes should not change
        lduh            @(r13,r8),r7
        test_cc         0 1 1 1
        test_h_gr       1,r7
 
        mvi_h_mem       #0x7fffbeef,sp
        set_cc          0x0b            ; condition codes should not change
        lduh            @(r13,r8),r7
        test_cc         1 0 1 1
        test_h_gr       0x7fff,r7
 
        mvi_h_mem       #0x8000beef,sp
        set_cc          0x0d            ; condition codes should not change
        lduh            @(r13,r8),r7
        test_cc         1 1 0 1
        test_h_gr       0x8000,r7
 
        mvi_h_mem       #0xffffbeef,sp
        set_cc          0x0e            ; condition codes should not change
        lduh            @(r13,r8),r7
        test_cc         1 1 1 0
        test_h_gr       0xffff,r7
 
        ; Test lduh @($R14,$disp9),$Ri
        mvi_h_mem       #0xdeadbeef,sp
        mvr_h_gr        sp,r14
        mvi_h_gr        -0xfe,r8
        add_h_gr        r8,r14
 
        set_cc          0x0f            ; condition codes should not change
        lduh            @(r14,0xfe),r7
        test_cc         1 1 1 1
        test_h_gr       0xdead,r7
 
        inci_h_gr       0x7e,r14
        set_cc          0x07            ; condition codes should not change
        lduh            @(r14,0x80),r7
        test_cc         0 1 1 1
        test_h_gr       0xdead,r7
 
        inci_h_gr       0x80,r14
        set_cc          0x0b            ; condition codes should not change
        lduh            @(r14,0x0),r7
        test_cc         1 0 1 1
        test_h_gr       0xdead,r7
 
        inci_h_gr       0x80,r14
        set_cc          0x0d            ; condition codes should not change
        lduh            @(r14,-0x80),r7
        test_cc         1 1 0 1
        test_h_gr       0xdead,r7
 
        inci_h_gr       0x80,r14
        set_cc          0x0e            ; condition codes should not change
        lduh            @(r14,-0x100),r7
        test_cc         1 1 1 0
        test_h_gr       0xdead,r7
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# fr30 testcase for`
2			`# mach(): fr30`
3			`# lduh $Rj,$Ri`
4			`# lduh @($R13,$Rj),$Ri`
5			`# lduh @($R14,$disp9),$Ri`
6
7			`.include "testutils.inc"`
8
9			`START`
10
11			`.text`
12			`.global lduh`
13			`lduh:`
14			`; Test lduh $Rj,$Ri`
15			`mvi_h_mem #0x0000beef,sp`
16			`set_cc 0x0f ; condition codes should not change`
17			`lduh @sp,r7`
18			`test_cc 1 1 1 1`
19			`test_h_gr 0,r7`
20
21			`mvi_h_mem #0x0001beef,sp`
22			`set_cc 0x07 ; condition codes should not change`
23			`lduh @sp,r7`
24			`test_cc 0 1 1 1`
25			`test_h_gr 1,r7`
26
27			`mvi_h_mem #0x7fffbeef,sp`
28			`set_cc 0x0b ; condition codes should not change`
29			`lduh @sp,r7`
30			`test_cc 1 0 1 1`
31			`test_h_gr 0x7fff,r7`
32
33			`mvi_h_mem #0x8000beef,sp`
34			`set_cc 0x0d ; condition codes should not change`
35			`lduh @sp,r7`
36			`test_cc 1 1 0 1`
37			`test_h_gr 0x8000,r7`
38
39			`mvi_h_mem #0xffffbeef,sp`
40			`set_cc 0x0e ; condition codes should not change`
41			`lduh @sp,r7`
42			`test_cc 1 1 1 0`
43			`test_h_gr 0xffff,r7`
44
45			`; Test lduh @($R13,$Rj),$Ri`
46			`mvr_h_gr sp,r13`
47			`inci_h_gr -8,r13`
48			`mvi_h_gr 8,r8`
49
50			`mvi_h_mem #0x0000beef,sp`
51			`set_cc 0x0f ; condition codes should not change`
52			`lduh @(r13,r8),r7`
53			`test_cc 1 1 1 1`
54			`test_h_gr 0,r7`
55
56			`mvi_h_mem #0x0001beef,sp`
57			`set_cc 0x07 ; condition codes should not change`
58			`lduh @(r13,r8),r7`
59			`test_cc 0 1 1 1`
60			`test_h_gr 1,r7`
61
62			`mvi_h_mem #0x7fffbeef,sp`
63			`set_cc 0x0b ; condition codes should not change`
64			`lduh @(r13,r8),r7`
65			`test_cc 1 0 1 1`
66			`test_h_gr 0x7fff,r7`
67
68			`mvi_h_mem #0x8000beef,sp`
69			`set_cc 0x0d ; condition codes should not change`
70			`lduh @(r13,r8),r7`
71			`test_cc 1 1 0 1`
72			`test_h_gr 0x8000,r7`
73
74			`mvi_h_mem #0xffffbeef,sp`
75			`set_cc 0x0e ; condition codes should not change`
76			`lduh @(r13,r8),r7`
77			`test_cc 1 1 1 0`
78			`test_h_gr 0xffff,r7`
79
80			`; Test lduh @($R14,$disp9),$Ri`
81			`mvi_h_mem #0xdeadbeef,sp`
82			`mvr_h_gr sp,r14`
83			`mvi_h_gr -0xfe,r8`
84			`add_h_gr r8,r14`
85
86			`set_cc 0x0f ; condition codes should not change`
87			`lduh @(r14,0xfe),r7`
88			`test_cc 1 1 1 1`
89			`test_h_gr 0xdead,r7`
90
91			`inci_h_gr 0x7e,r14`
92			`set_cc 0x07 ; condition codes should not change`
93			`lduh @(r14,0x80),r7`
94			`test_cc 0 1 1 1`
95			`test_h_gr 0xdead,r7`
96
97			`inci_h_gr 0x80,r14`
98			`set_cc 0x0b ; condition codes should not change`
99			`lduh @(r14,0x0),r7`
100			`test_cc 1 0 1 1`
101			`test_h_gr 0xdead,r7`
102
103			`inci_h_gr 0x80,r14`
104			`set_cc 0x0d ; condition codes should not change`
105			`lduh @(r14,-0x80),r7`
106			`test_cc 1 1 0 1`
107			`test_h_gr 0xdead,r7`
108
109			`inci_h_gr 0x80,r14`
110			`set_cc 0x0e ; condition codes should not change`
111			`lduh @(r14,-0x100),r7`
112			`test_cc 1 1 1 0`
113			`test_h_gr 0xdead,r7`
114
115			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [lduh.cgs] - Blame information for rev 330