OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [ldc.cgs] - Blame information for rev 373

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# frv testcase for ldc @($GRi,$GRj),$GRk
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global ldc
10
ldc:
11
        set_mem_limmed  0xdead,0xbeef,sp
12
        set_cpr_limmed  0xbeef,0xdead,cpr8
13
 
14
        set_gr_immed    0,gr7
15
        ldc             @(sp,gr7),cpr8
16
        test_cpr_limmed 0xdead,0xbeef,cpr8
17
 
18
        set_cpr_limmed  0xbeef,0xdead,cpr8
19
        inc_gr_immed    -4,sp
20
        set_gr_immed    4,gr7
21
        ldc             @(sp,gr7),cpr8
22
        test_cpr_limmed 0xdead,0xbeef,cpr8
23
 
24
        set_cpr_limmed  0xbeef,0xdead,cpr8
25
        inc_gr_immed    8,sp
26
        set_gr_immed    -4,gr7
27
        ldc             @(sp,gr7),cpr8
28
        test_cpr_limmed 0xdead,0xbeef,cpr8
29
 
30
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.