OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [ldubu.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# frv testcase for ldubu @($GRi,$GRj),$GRk
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global ldubu
9
ldubu:
10
        set_mem_limmed  0xdead,0xbeef,sp
11
        set_gr_limmed   0xbeef,0xdead,gr8
12
 
13
        set_gr_gr       sp,gr9
14
        set_gr_immed    0,gr7
15
        ldubu           @(sp,gr7),gr8
16
        test_gr_limmed  0x0000,0x00de,gr8
17
        test_gr_gr      sp,gr9
18
 
19
        inc_gr_immed    1,gr9
20
        set_gr_immed    1,gr7
21
        ldubu           @(sp,gr7),gr8
22
        test_gr_limmed  0x0000,0x00ad,gr8
23
        test_gr_gr      sp,gr9
24
 
25
        inc_gr_immed    2,gr9
26
        inc_gr_immed    -1,sp
27
        set_mem_limmed  0xffff,0xff00,sp
28
        inc_gr_immed    4,sp
29
        set_gr_immed    -1,gr7
30
        ldubu           @(sp,gr7),gr8
31
        test_gr_limmed  0x0000,0x0000,gr8
32
 
33
        inc_gr_immed    -3,sp
34
        set_mem_limmed  0xffff,0xffda,sp
35
        set_gr_immed    3,gr7
36
        ldubu           @(sp,gr7),sp
37
        test_gr_limmed  0x0000,0x00da,sp
38
 
39
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.