OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [stdcu.cgs] - Blame information for rev 373

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# frv testcase for stdcu $CPk,@($GRi,$GRj)
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global stdcu
10
stdcu:
11
        set_mem_limmed  0xbeef,0xdead,sp
12
        inc_gr_immed    -4,sp
13
        set_mem_limmed  0xdead,0xbeef,sp
14
        set_gr_gr       sp,gr20
15
        set_gr_immed    0,gr7
16
        set_cpr_limmed  0xbeef,0xdead,cpr8
17
        set_cpr_limmed  0xdead,0xbeef,cpr9
18
        stdcu           cpr8,@(sp,gr7)
19
        test_gr_gr      sp,gr20
20
        test_mem_limmed 0xbeef,0xdead,sp
21
        inc_gr_immed    4,sp
22
        test_mem_limmed 0xdead,0xbeef,sp
23
 
24
        inc_gr_immed    -12,sp
25
        set_gr_immed    8,gr7
26
        set_cpr_limmed  0x1234,0x5678,cpr8
27
        set_cpr_limmed  0x9abc,0xdef0,cpr9
28
        stdcu           cpr8,@(sp,gr7)
29
        test_gr_gr      sp,gr20
30
        test_mem_limmed 0x1234,0x5678,sp
31
        inc_gr_immed    4,sp
32
        test_mem_limmed 0x9abc,0xdef0,sp
33
 
34
        inc_gr_immed    4,sp
35
        set_gr_immed    -8,gr7
36
        set_cpr_limmed  0xfedc,0xba98,cpr8
37
        set_cpr_limmed  0x7654,0x3210,cpr9
38
        stdcu           cpr8,@(sp,gr7)
39
        test_gr_gr      sp,gr20
40
        test_mem_limmed 0xfedc,0xba98,sp
41
        inc_gr_immed    4,sp
42
        test_mem_limmed 0x7654,0x3210,sp
43
 
44
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.