URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvfacmi.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log


# m32r testcase for mvfacmi $dr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mvfacmi
mvfacmi:
 
        mvi_h_accum0 0x12345678, 0x87654321
        mvfacmi r4
        test_h_gr r4, 0x56788765
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for mvfacmi $dr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mvfacmi`
9			`mvfacmi:`
10
11			`mvi_h_accum0 0x12345678, 0x87654321`
12			`mvfacmi r4`
13			`test_h_gr r4, 0x56788765`
14
15			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvfacmi.cgs] - Blame information for rev 330