URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvtachi.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log


# m32r testcase for mvtachi $src1
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mvtachi
mvtachi:
        mvi_h_accum0 0, 0
 
        mvi_h_gr r4, 0x11223344
        mvtachi r4
        test_h_accum0 0x223344, 0x0
 
        mvi_h_gr r4, 0x99aabbcc
        mvtachi r4
        test_h_accum0 0xffaabbcc, 0x0
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for mvtachi $src1`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mvtachi`
9			`mvtachi:`
10			`mvi_h_accum0 0, 0`
11
12			`mvi_h_gr r4, 0x11223344`
13			`mvtachi r4`
14			`test_h_accum0 0x223344, 0x0`
15
16			`mvi_h_gr r4, 0x99aabbcc`
17			`mvtachi r4`
18			`test_h_accum0 0xffaabbcc, 0x0`
19
20			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvtachi.cgs] - Blame information for rev 330