URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvtc.cgs] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for mvtc $sr,$dcr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mvtc
mvtc:
        mvi_h_condbit 0
        mvi_h_gr r4, 1
 
        mvtc r4, cr1
        bc ok
 
        fail
ok:
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for mvtc $sr,$dcr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mvtc`
9			`mvtc:`
10			`mvi_h_condbit 0`
11			`mvi_h_gr r4, 1`
12
13			`mvtc r4, cr1`
14			`bc ok`
15
16			`fail`
17			`ok:`
18			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [mvtc.cgs] - Blame information for rev 438