URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [subx.cgs] - Blame information for rev 330

Details | Compare with Previous | View Log


# m32r testcase for subx $dr,$sr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global subx
subx:
        mvi_h_condbit 1
        mvi_h_gr r4, 6
        mvi_h_gr r5, 4
        subx r4, r5
        bc not_ok
        test_h_gr r4, 1
 
        mvi_h_condbit 1
        mvi_h_gr r4, 4
        mvi_h_gr r5, 4
        subx r4, r5
        bnc not_ok
        test_h_gr r4, 0xffffffff
 
        pass
not_ok:
        fail

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for subx $dr,$sr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global subx`
9			`subx:`
10			`mvi_h_condbit 1`
11			`mvi_h_gr r4, 6`
12			`mvi_h_gr r5, 4`
13			`subx r4, r5`
14			`bc not_ok`
15			`test_h_gr r4, 1`
16
17			`mvi_h_condbit 1`
18			`mvi_h_gr r4, 4`
19			`mvi_h_gr r5, 4`
20			`subx r4, r5`
21			`bnc not_ok`
22			`test_h_gr r4, 0xffffffff`
23
24			`pass`
25			`not_ok:`
26			`fail`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [subx.cgs] - Blame information for rev 330