1 |
148 |
jeremybenn |
/*
|
2 |
|
|
* The authors hereby grant permission to use, copy, modify, distribute,
|
3 |
|
|
* and license this software and its documentation for any purpose, provided
|
4 |
|
|
* that existing copyright notices are retained in all copies and that this
|
5 |
|
|
* notice is included verbatim in any distributions. No written agreement,
|
6 |
|
|
* license, or royalty fee is required for any of the authorized uses.
|
7 |
|
|
* Modifications to this software may be copyrighted by their authors
|
8 |
|
|
* and need not follow the licensing terms described here, provided that
|
9 |
|
|
* the new terms are clearly indicated on the first page of each file where
|
10 |
|
|
* they apply.
|
11 |
|
|
*/
|
12 |
|
|
|
13 |
|
|
/*
|
14 |
|
|
** cdefBF54x_base.h
|
15 |
|
|
**
|
16 |
|
|
** Copyright (C) 2008 Analog Devices, Inc.
|
17 |
|
|
**
|
18 |
|
|
************************************************************************************
|
19 |
|
|
**
|
20 |
|
|
** This include file contains a list of macro "defines" to enable the programmer
|
21 |
|
|
** to use symbolic names for the registers common to the ADSP-BF54x peripherals.
|
22 |
|
|
**
|
23 |
|
|
***************************************************************/
|
24 |
|
|
|
25 |
|
|
#ifndef _CDEF_BF54X_H
|
26 |
|
|
#define _CDEF_BF54X_H
|
27 |
|
|
|
28 |
|
|
#include <defBF54x_base.h>
|
29 |
|
|
|
30 |
|
|
/* ************************************************************** */
|
31 |
|
|
/* SYSTEM & MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF54x */
|
32 |
|
|
/* ************************************************************** */
|
33 |
|
|
|
34 |
|
|
/* PLL Registers */
|
35 |
|
|
|
36 |
|
|
#define pPLL_CTL ((volatile unsigned short *)PLL_CTL)
|
37 |
|
|
#define pPLL_DIV ((volatile unsigned short *)PLL_DIV)
|
38 |
|
|
#define pVR_CTL ((volatile unsigned short *)VR_CTL)
|
39 |
|
|
#define pPLL_STAT ((volatile unsigned short *)PLL_STAT)
|
40 |
|
|
#define pPLL_LOCKCNT ((volatile unsigned short *)PLL_LOCKCNT)
|
41 |
|
|
|
42 |
|
|
/* Debug/MP/Emulation Registers (0xFFC00014 - 0xFFC00014) */
|
43 |
|
|
|
44 |
|
|
#define pCHIPID ((volatile unsigned long *)CHIPID)
|
45 |
|
|
|
46 |
|
|
/* System Reset and Interrupt Controller (0xFFC00100 - 0xFFC00104) */
|
47 |
|
|
|
48 |
|
|
#define pSWRST ((volatile unsigned short *)SWRST)
|
49 |
|
|
#define pSYSCR ((volatile unsigned short *)SYSCR)
|
50 |
|
|
|
51 |
|
|
/* SIC Registers */
|
52 |
|
|
|
53 |
|
|
#define pSIC_IMASK0 ((volatile unsigned long *)SIC_IMASK0)
|
54 |
|
|
#define pSIC_IMASK1 ((volatile unsigned long *)SIC_IMASK1)
|
55 |
|
|
#define pSIC_IMASK2 ((volatile unsigned long *)SIC_IMASK2)
|
56 |
|
|
#define pSIC_ISR0 ((volatile unsigned long *)SIC_ISR0)
|
57 |
|
|
#define pSIC_ISR1 ((volatile unsigned long *)SIC_ISR1)
|
58 |
|
|
#define pSIC_ISR2 ((volatile unsigned long *)SIC_ISR2)
|
59 |
|
|
#define pSIC_IWR0 ((volatile unsigned long *)SIC_IWR0)
|
60 |
|
|
#define pSIC_IWR1 ((volatile unsigned long *)SIC_IWR1)
|
61 |
|
|
#define pSIC_IWR2 ((volatile unsigned long *)SIC_IWR2)
|
62 |
|
|
#define pSIC_IAR0 ((volatile unsigned long *)SIC_IAR0)
|
63 |
|
|
#define pSIC_IAR1 ((volatile unsigned long *)SIC_IAR1)
|
64 |
|
|
#define pSIC_IAR2 ((volatile unsigned long *)SIC_IAR2)
|
65 |
|
|
#define pSIC_IAR3 ((volatile unsigned long *)SIC_IAR3)
|
66 |
|
|
#define pSIC_IAR4 ((volatile unsigned long *)SIC_IAR4)
|
67 |
|
|
#define pSIC_IAR5 ((volatile unsigned long *)SIC_IAR5)
|
68 |
|
|
#define pSIC_IAR6 ((volatile unsigned long *)SIC_IAR6)
|
69 |
|
|
#define pSIC_IAR7 ((volatile unsigned long *)SIC_IAR7)
|
70 |
|
|
#define pSIC_IAR8 ((volatile unsigned long *)SIC_IAR8)
|
71 |
|
|
#define pSIC_IAR9 ((volatile unsigned long *)SIC_IAR9)
|
72 |
|
|
#define pSIC_IAR10 ((volatile unsigned long *)SIC_IAR10)
|
73 |
|
|
#define pSIC_IAR11 ((volatile unsigned long *)SIC_IAR11)
|
74 |
|
|
|
75 |
|
|
/* Watchdog Timer Registers */
|
76 |
|
|
|
77 |
|
|
#define pWDOG_CTL ((volatile unsigned short *)WDOG_CTL)
|
78 |
|
|
#define pWDOG_CNT ((volatile unsigned long *)WDOG_CNT)
|
79 |
|
|
#define pWDOG_STAT ((volatile unsigned long *)WDOG_STAT)
|
80 |
|
|
|
81 |
|
|
/* RTC Registers */
|
82 |
|
|
|
83 |
|
|
#define pRTC_STAT ((volatile unsigned long *)RTC_STAT)
|
84 |
|
|
#define pRTC_ICTL ((volatile unsigned short *)RTC_ICTL)
|
85 |
|
|
#define pRTC_ISTAT ((volatile unsigned short *)RTC_ISTAT)
|
86 |
|
|
#define pRTC_SWCNT ((volatile unsigned short *)RTC_SWCNT)
|
87 |
|
|
#define pRTC_ALARM ((volatile unsigned long *)RTC_ALARM)
|
88 |
|
|
#define pRTC_PREN ((volatile unsigned short *)RTC_PREN)
|
89 |
|
|
|
90 |
|
|
/* UART0 Registers */
|
91 |
|
|
|
92 |
|
|
#define pUART0_DLL ((volatile unsigned short *)UART0_DLL)
|
93 |
|
|
#define pUART0_DLH ((volatile unsigned short *)UART0_DLH)
|
94 |
|
|
#define pUART0_GCTL ((volatile unsigned short *)UART0_GCTL)
|
95 |
|
|
#define pUART0_LCR ((volatile unsigned short *)UART0_LCR)
|
96 |
|
|
#define pUART0_MCR ((volatile unsigned short *)UART0_MCR)
|
97 |
|
|
#define pUART0_LSR ((volatile unsigned short *)UART0_LSR)
|
98 |
|
|
#define pUART0_MSR ((volatile unsigned short *)UART0_MSR)
|
99 |
|
|
#define pUART0_SCR ((volatile unsigned short *)UART0_SCR)
|
100 |
|
|
#define pUART0_IER_SET ((volatile unsigned short *)UART0_IER_SET)
|
101 |
|
|
#define pUART0_IER_CLEAR ((volatile unsigned short *)UART0_IER_CLEAR)
|
102 |
|
|
#define pUART0_THR ((volatile unsigned short *)UART0_THR)
|
103 |
|
|
#define pUART0_RBR ((volatile unsigned short *)UART0_RBR)
|
104 |
|
|
|
105 |
|
|
/* SPI0 Registers */
|
106 |
|
|
|
107 |
|
|
#define pSPI0_CTL ((volatile unsigned short *)SPI0_CTL)
|
108 |
|
|
#define pSPI0_FLG ((volatile unsigned short *)SPI0_FLG)
|
109 |
|
|
#define pSPI0_STAT ((volatile unsigned short *)SPI0_STAT)
|
110 |
|
|
#define pSPI0_TDBR ((volatile unsigned short *)SPI0_TDBR)
|
111 |
|
|
#define pSPI0_RDBR ((volatile unsigned short *)SPI0_RDBR)
|
112 |
|
|
#define pSPI0_BAUD ((volatile unsigned short *)SPI0_BAUD)
|
113 |
|
|
#define pSPI0_SHADOW ((volatile unsigned short *)SPI0_SHADOW)
|
114 |
|
|
|
115 |
|
|
/* Timer Group of 3 registers are not defined in the shared file because they are not available on the ADSP-BF542 processor */
|
116 |
|
|
|
117 |
|
|
/* Two Wire Interface Registers (TWI0) */
|
118 |
|
|
|
119 |
|
|
#define pTWI0_CLKDIV ((volatile unsigned short *)TWI0_CLKDIV)
|
120 |
|
|
#define pTWI0_CONTROL ((volatile unsigned short *)TWI0_CONTROL)
|
121 |
|
|
#define pTWI0_SLAVE_CTL ((volatile unsigned short *)TWI0_SLAVE_CTL)
|
122 |
|
|
#define pTWI0_SLAVE_STAT ((volatile unsigned short *)TWI0_SLAVE_STAT)
|
123 |
|
|
#define pTWI0_SLAVE_ADDR ((volatile unsigned short *)TWI0_SLAVE_ADDR)
|
124 |
|
|
#define pTWI0_MASTER_CTL ((volatile unsigned short *)TWI0_MASTER_CTL)
|
125 |
|
|
#define pTWI0_MASTER_STAT ((volatile unsigned short *)TWI0_MASTER_STAT)
|
126 |
|
|
#define pTWI0_MASTER_ADDR ((volatile unsigned short *)TWI0_MASTER_ADDR)
|
127 |
|
|
#define pTWI0_INT_STAT ((volatile unsigned short *)TWI0_INT_STAT)
|
128 |
|
|
#define pTWI0_INT_MASK ((volatile unsigned short *)TWI0_INT_MASK)
|
129 |
|
|
#define pTWI0_FIFO_CTL ((volatile unsigned short *)TWI0_FIFO_CTL)
|
130 |
|
|
#define pTWI0_FIFO_STAT ((volatile unsigned short *)TWI0_FIFO_STAT)
|
131 |
|
|
#define pTWI0_XMT_DATA8 ((volatile unsigned short *)TWI0_XMT_DATA8)
|
132 |
|
|
#define pTWI0_XMT_DATA16 ((volatile unsigned short *)TWI0_XMT_DATA16)
|
133 |
|
|
#define pTWI0_RCV_DATA8 ((volatile unsigned short *)TWI0_RCV_DATA8)
|
134 |
|
|
#define pTWI0_RCV_DATA16 ((volatile unsigned short *)TWI0_RCV_DATA16)
|
135 |
|
|
|
136 |
|
|
/* SPORT0 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 processors */
|
137 |
|
|
|
138 |
|
|
/* SPORT1 Registers */
|
139 |
|
|
|
140 |
|
|
#define pSPORT1_TCR1 ((volatile unsigned short *)SPORT1_TCR1)
|
141 |
|
|
#define pSPORT1_TCR2 ((volatile unsigned short *)SPORT1_TCR2)
|
142 |
|
|
#define pSPORT1_TCLKDIV ((volatile unsigned short *)SPORT1_TCLKDIV)
|
143 |
|
|
#define pSPORT1_TFSDIV ((volatile unsigned short *)SPORT1_TFSDIV)
|
144 |
|
|
#define pSPORT1_TX ((volatile unsigned long *)SPORT1_TX)
|
145 |
|
|
#define pSPORT1_RX ((volatile unsigned long *)SPORT1_RX)
|
146 |
|
|
#define pSPORT1_RCR1 ((volatile unsigned short *)SPORT1_RCR1)
|
147 |
|
|
#define pSPORT1_RCR2 ((volatile unsigned short *)SPORT1_RCR2)
|
148 |
|
|
#define pSPORT1_RCLKDIV ((volatile unsigned short *)SPORT1_RCLKDIV)
|
149 |
|
|
#define pSPORT1_RFSDIV ((volatile unsigned short *)SPORT1_RFSDIV)
|
150 |
|
|
#define pSPORT1_STAT ((volatile unsigned short *)SPORT1_STAT)
|
151 |
|
|
#define pSPORT1_CHNL ((volatile unsigned short *)SPORT1_CHNL)
|
152 |
|
|
#define pSPORT1_MCMC1 ((volatile unsigned short *)SPORT1_MCMC1)
|
153 |
|
|
#define pSPORT1_MCMC2 ((volatile unsigned short *)SPORT1_MCMC2)
|
154 |
|
|
#define pSPORT1_MTCS0 ((volatile unsigned long *)SPORT1_MTCS0)
|
155 |
|
|
#define pSPORT1_MTCS1 ((volatile unsigned long *)SPORT1_MTCS1)
|
156 |
|
|
#define pSPORT1_MTCS2 ((volatile unsigned long *)SPORT1_MTCS2)
|
157 |
|
|
#define pSPORT1_MTCS3 ((volatile unsigned long *)SPORT1_MTCS3)
|
158 |
|
|
#define pSPORT1_MRCS0 ((volatile unsigned long *)SPORT1_MRCS0)
|
159 |
|
|
#define pSPORT1_MRCS1 ((volatile unsigned long *)SPORT1_MRCS1)
|
160 |
|
|
#define pSPORT1_MRCS2 ((volatile unsigned long *)SPORT1_MRCS2)
|
161 |
|
|
#define pSPORT1_MRCS3 ((volatile unsigned long *)SPORT1_MRCS3)
|
162 |
|
|
|
163 |
|
|
/* Asynchronous Memory Control Registers */
|
164 |
|
|
|
165 |
|
|
#define pEBIU_AMGCTL ((volatile unsigned short *)EBIU_AMGCTL)
|
166 |
|
|
#define pEBIU_AMBCTL0 ((volatile unsigned long *)EBIU_AMBCTL0)
|
167 |
|
|
#define pEBIU_AMBCTL1 ((volatile unsigned long *)EBIU_AMBCTL1)
|
168 |
|
|
#define pEBIU_MBSCTL ((volatile unsigned long *)EBIU_MBSCTL)
|
169 |
|
|
#define pEBIU_ARBSTAT ((volatile unsigned long *)EBIU_ARBSTAT)
|
170 |
|
|
#define pEBIU_MODE ((volatile unsigned long *)EBIU_MODE)
|
171 |
|
|
#define pEBIU_FCTL ((volatile unsigned long *)EBIU_FCTL)
|
172 |
|
|
|
173 |
|
|
/* DDR Memory Control Registers */
|
174 |
|
|
|
175 |
|
|
#define pEBIU_DDRCTL0 ((volatile unsigned long *)EBIU_DDRCTL0)
|
176 |
|
|
#define pEBIU_DDRCTL1 ((volatile unsigned long *)EBIU_DDRCTL1)
|
177 |
|
|
#define pEBIU_DDRCTL2 ((volatile unsigned long *)EBIU_DDRCTL2)
|
178 |
|
|
#define pEBIU_DDRCTL3 ((volatile unsigned long *)EBIU_DDRCTL3)
|
179 |
|
|
#define pEBIU_DDRQUE ((volatile unsigned long *)EBIU_DDRQUE)
|
180 |
|
|
#define pEBIU_ERRADD ((void *volatile *)EBIU_ERRADD)
|
181 |
|
|
#define pEBIU_ERRMST ((volatile unsigned short *)EBIU_ERRMST)
|
182 |
|
|
#define pEBIU_RSTCTL ((volatile unsigned short *)EBIU_RSTCTL)
|
183 |
|
|
|
184 |
|
|
/* DDR BankRead and Write Count Registers */
|
185 |
|
|
|
186 |
|
|
#define pEBIU_DDRBRC0 ((volatile unsigned long *)EBIU_DDRBRC0)
|
187 |
|
|
#define pEBIU_DDRBRC1 ((volatile unsigned long *)EBIU_DDRBRC1)
|
188 |
|
|
#define pEBIU_DDRBRC2 ((volatile unsigned long *)EBIU_DDRBRC2)
|
189 |
|
|
#define pEBIU_DDRBRC3 ((volatile unsigned long *)EBIU_DDRBRC3)
|
190 |
|
|
#define pEBIU_DDRBRC4 ((volatile unsigned long *)EBIU_DDRBRC4)
|
191 |
|
|
#define pEBIU_DDRBRC5 ((volatile unsigned long *)EBIU_DDRBRC5)
|
192 |
|
|
#define pEBIU_DDRBRC6 ((volatile unsigned long *)EBIU_DDRBRC6)
|
193 |
|
|
#define pEBIU_DDRBRC7 ((volatile unsigned long *)EBIU_DDRBRC7)
|
194 |
|
|
#define pEBIU_DDRBWC0 ((volatile unsigned long *)EBIU_DDRBWC0)
|
195 |
|
|
#define pEBIU_DDRBWC1 ((volatile unsigned long *)EBIU_DDRBWC1)
|
196 |
|
|
#define pEBIU_DDRBWC2 ((volatile unsigned long *)EBIU_DDRBWC2)
|
197 |
|
|
#define pEBIU_DDRBWC3 ((volatile unsigned long *)EBIU_DDRBWC3)
|
198 |
|
|
#define pEBIU_DDRBWC4 ((volatile unsigned long *)EBIU_DDRBWC4)
|
199 |
|
|
#define pEBIU_DDRBWC5 ((volatile unsigned long *)EBIU_DDRBWC5)
|
200 |
|
|
#define pEBIU_DDRBWC6 ((volatile unsigned long *)EBIU_DDRBWC6)
|
201 |
|
|
#define pEBIU_DDRBWC7 ((volatile unsigned long *)EBIU_DDRBWC7)
|
202 |
|
|
#define pEBIU_DDRACCT ((volatile unsigned long *)EBIU_DDRACCT)
|
203 |
|
|
#define pEBIU_DDRTACT ((volatile unsigned long *)EBIU_DDRTACT)
|
204 |
|
|
#define pEBIU_DDRARCT ((volatile unsigned long *)EBIU_DDRARCT)
|
205 |
|
|
#define pEBIU_DDRGC0 ((volatile unsigned long *)EBIU_DDRGC0)
|
206 |
|
|
#define pEBIU_DDRGC1 ((volatile unsigned long *)EBIU_DDRGC1)
|
207 |
|
|
#define pEBIU_DDRGC2 ((volatile unsigned long *)EBIU_DDRGC2)
|
208 |
|
|
#define pEBIU_DDRGC3 ((volatile unsigned long *)EBIU_DDRGC3)
|
209 |
|
|
#define pEBIU_DDRMCEN ((volatile unsigned long *)EBIU_DDRMCEN)
|
210 |
|
|
#define pEBIU_DDRMCCL ((volatile unsigned long *)EBIU_DDRMCCL)
|
211 |
|
|
|
212 |
|
|
/* DMAC0 Registers */
|
213 |
|
|
|
214 |
|
|
#define pDMAC0_TCPER ((volatile unsigned short *)DMAC0_TCPER)
|
215 |
|
|
#define pDMAC0_TCCNT ((volatile unsigned short *)DMAC0_TCCNT)
|
216 |
|
|
|
217 |
|
|
/* DMA Channel 0 Registers */
|
218 |
|
|
|
219 |
|
|
#define pDMA0_NEXT_DESC_PTR ((void *volatile *)DMA0_NEXT_DESC_PTR)
|
220 |
|
|
#define pDMA0_START_ADDR ((void *volatile *)DMA0_START_ADDR)
|
221 |
|
|
#define pDMA0_CONFIG ((volatile unsigned short *)DMA0_CONFIG)
|
222 |
|
|
#define pDMA0_X_COUNT ((volatile unsigned short *)DMA0_X_COUNT)
|
223 |
|
|
#define pDMA0_X_MODIFY ((volatile signed short *)DMA0_X_MODIFY)
|
224 |
|
|
#define pDMA0_Y_COUNT ((volatile unsigned short *)DMA0_Y_COUNT)
|
225 |
|
|
#define pDMA0_Y_MODIFY ((volatile signed short *)DMA0_Y_MODIFY)
|
226 |
|
|
#define pDMA0_CURR_DESC_PTR ((void *volatile *)DMA0_CURR_DESC_PTR)
|
227 |
|
|
#define pDMA0_CURR_ADDR ((void *volatile *)DMA0_CURR_ADDR)
|
228 |
|
|
#define pDMA0_IRQ_STATUS ((volatile unsigned short *)DMA0_IRQ_STATUS)
|
229 |
|
|
#define pDMA0_PERIPHERAL_MAP ((volatile unsigned short *)DMA0_PERIPHERAL_MAP)
|
230 |
|
|
#define pDMA0_CURR_X_COUNT ((volatile unsigned short *)DMA0_CURR_X_COUNT)
|
231 |
|
|
#define pDMA0_CURR_Y_COUNT ((volatile unsigned short *)DMA0_CURR_Y_COUNT)
|
232 |
|
|
|
233 |
|
|
/* DMA Channel 1 Registers */
|
234 |
|
|
|
235 |
|
|
#define pDMA1_NEXT_DESC_PTR ((void *volatile *)DMA1_NEXT_DESC_PTR)
|
236 |
|
|
#define pDMA1_START_ADDR ((void *volatile *)DMA1_START_ADDR)
|
237 |
|
|
#define pDMA1_CONFIG ((volatile unsigned short *)DMA1_CONFIG)
|
238 |
|
|
#define pDMA1_X_COUNT ((volatile unsigned short *)DMA1_X_COUNT)
|
239 |
|
|
#define pDMA1_X_MODIFY ((volatile signed short *)DMA1_X_MODIFY)
|
240 |
|
|
#define pDMA1_Y_COUNT ((volatile unsigned short *)DMA1_Y_COUNT)
|
241 |
|
|
#define pDMA1_Y_MODIFY ((volatile signed short *)DMA1_Y_MODIFY)
|
242 |
|
|
#define pDMA1_CURR_DESC_PTR ((void *volatile *)DMA1_CURR_DESC_PTR)
|
243 |
|
|
#define pDMA1_CURR_ADDR ((void *volatile *)DMA1_CURR_ADDR)
|
244 |
|
|
#define pDMA1_IRQ_STATUS ((volatile unsigned short *)DMA1_IRQ_STATUS)
|
245 |
|
|
#define pDMA1_PERIPHERAL_MAP ((volatile unsigned short *)DMA1_PERIPHERAL_MAP)
|
246 |
|
|
#define pDMA1_CURR_X_COUNT ((volatile unsigned short *)DMA1_CURR_X_COUNT)
|
247 |
|
|
#define pDMA1_CURR_Y_COUNT ((volatile unsigned short *)DMA1_CURR_Y_COUNT)
|
248 |
|
|
|
249 |
|
|
/* DMA Channel 2 Registers */
|
250 |
|
|
|
251 |
|
|
#define pDMA2_NEXT_DESC_PTR ((void *volatile *)DMA2_NEXT_DESC_PTR)
|
252 |
|
|
#define pDMA2_START_ADDR ((void *volatile *)DMA2_START_ADDR)
|
253 |
|
|
#define pDMA2_CONFIG ((volatile unsigned short *)DMA2_CONFIG)
|
254 |
|
|
#define pDMA2_X_COUNT ((volatile unsigned short *)DMA2_X_COUNT)
|
255 |
|
|
#define pDMA2_X_MODIFY ((volatile signed short *)DMA2_X_MODIFY)
|
256 |
|
|
#define pDMA2_Y_COUNT ((volatile unsigned short *)DMA2_Y_COUNT)
|
257 |
|
|
#define pDMA2_Y_MODIFY ((volatile signed short *)DMA2_Y_MODIFY)
|
258 |
|
|
#define pDMA2_CURR_DESC_PTR ((void *volatile *)DMA2_CURR_DESC_PTR)
|
259 |
|
|
#define pDMA2_CURR_ADDR ((void *volatile *)DMA2_CURR_ADDR)
|
260 |
|
|
#define pDMA2_IRQ_STATUS ((volatile unsigned short *)DMA2_IRQ_STATUS)
|
261 |
|
|
#define pDMA2_PERIPHERAL_MAP ((volatile unsigned short *)DMA2_PERIPHERAL_MAP)
|
262 |
|
|
#define pDMA2_CURR_X_COUNT ((volatile unsigned short *)DMA2_CURR_X_COUNT)
|
263 |
|
|
#define pDMA2_CURR_Y_COUNT ((volatile unsigned short *)DMA2_CURR_Y_COUNT)
|
264 |
|
|
|
265 |
|
|
/* DMA Channel 3 Registers */
|
266 |
|
|
|
267 |
|
|
#define pDMA3_NEXT_DESC_PTR ((void *volatile *)DMA3_NEXT_DESC_PTR)
|
268 |
|
|
#define pDMA3_START_ADDR ((void *volatile *)DMA3_START_ADDR)
|
269 |
|
|
#define pDMA3_CONFIG ((volatile unsigned short *)DMA3_CONFIG)
|
270 |
|
|
#define pDMA3_X_COUNT ((volatile unsigned short *)DMA3_X_COUNT)
|
271 |
|
|
#define pDMA3_X_MODIFY ((volatile signed short *)DMA3_X_MODIFY)
|
272 |
|
|
#define pDMA3_Y_COUNT ((volatile unsigned short *)DMA3_Y_COUNT)
|
273 |
|
|
#define pDMA3_Y_MODIFY ((volatile signed short *)DMA3_Y_MODIFY)
|
274 |
|
|
#define pDMA3_CURR_DESC_PTR ((void *volatile *)DMA3_CURR_DESC_PTR)
|
275 |
|
|
#define pDMA3_CURR_ADDR ((void *volatile *)DMA3_CURR_ADDR)
|
276 |
|
|
#define pDMA3_IRQ_STATUS ((volatile unsigned short *)DMA3_IRQ_STATUS)
|
277 |
|
|
#define pDMA3_PERIPHERAL_MAP ((volatile unsigned short *)DMA3_PERIPHERAL_MAP)
|
278 |
|
|
#define pDMA3_CURR_X_COUNT ((volatile unsigned short *)DMA3_CURR_X_COUNT)
|
279 |
|
|
#define pDMA3_CURR_Y_COUNT ((volatile unsigned short *)DMA3_CURR_Y_COUNT)
|
280 |
|
|
|
281 |
|
|
/* DMA Channel 4 Registers */
|
282 |
|
|
|
283 |
|
|
#define pDMA4_NEXT_DESC_PTR ((void *volatile *)DMA4_NEXT_DESC_PTR)
|
284 |
|
|
#define pDMA4_START_ADDR ((void *volatile *)DMA4_START_ADDR)
|
285 |
|
|
#define pDMA4_CONFIG ((volatile unsigned short *)DMA4_CONFIG)
|
286 |
|
|
#define pDMA4_X_COUNT ((volatile unsigned short *)DMA4_X_COUNT)
|
287 |
|
|
#define pDMA4_X_MODIFY ((volatile signed short *)DMA4_X_MODIFY)
|
288 |
|
|
#define pDMA4_Y_COUNT ((volatile unsigned short *)DMA4_Y_COUNT)
|
289 |
|
|
#define pDMA4_Y_MODIFY ((volatile signed short *)DMA4_Y_MODIFY)
|
290 |
|
|
#define pDMA4_CURR_DESC_PTR ((void *volatile *)DMA4_CURR_DESC_PTR)
|
291 |
|
|
#define pDMA4_CURR_ADDR ((void *volatile *)DMA4_CURR_ADDR)
|
292 |
|
|
#define pDMA4_IRQ_STATUS ((volatile unsigned short *)DMA4_IRQ_STATUS)
|
293 |
|
|
#define pDMA4_PERIPHERAL_MAP ((volatile unsigned short *)DMA4_PERIPHERAL_MAP)
|
294 |
|
|
#define pDMA4_CURR_X_COUNT ((volatile unsigned short *)DMA4_CURR_X_COUNT)
|
295 |
|
|
#define pDMA4_CURR_Y_COUNT ((volatile unsigned short *)DMA4_CURR_Y_COUNT)
|
296 |
|
|
|
297 |
|
|
/* DMA Channel 5 Registers */
|
298 |
|
|
|
299 |
|
|
#define pDMA5_NEXT_DESC_PTR ((void *volatile *)DMA5_NEXT_DESC_PTR)
|
300 |
|
|
#define pDMA5_START_ADDR ((void *volatile *)DMA5_START_ADDR)
|
301 |
|
|
#define pDMA5_CONFIG ((volatile unsigned short *)DMA5_CONFIG)
|
302 |
|
|
#define pDMA5_X_COUNT ((volatile unsigned short *)DMA5_X_COUNT)
|
303 |
|
|
#define pDMA5_X_MODIFY ((volatile signed short *)DMA5_X_MODIFY)
|
304 |
|
|
#define pDMA5_Y_COUNT ((volatile unsigned short *)DMA5_Y_COUNT)
|
305 |
|
|
#define pDMA5_Y_MODIFY ((volatile signed short *)DMA5_Y_MODIFY)
|
306 |
|
|
#define pDMA5_CURR_DESC_PTR ((void *volatile *)DMA5_CURR_DESC_PTR)
|
307 |
|
|
#define pDMA5_CURR_ADDR ((void *volatile *)DMA5_CURR_ADDR)
|
308 |
|
|
#define pDMA5_IRQ_STATUS ((volatile unsigned short *)DMA5_IRQ_STATUS)
|
309 |
|
|
#define pDMA5_PERIPHERAL_MAP ((volatile unsigned short *)DMA5_PERIPHERAL_MAP)
|
310 |
|
|
#define pDMA5_CURR_X_COUNT ((volatile unsigned short *)DMA5_CURR_X_COUNT)
|
311 |
|
|
#define pDMA5_CURR_Y_COUNT ((volatile unsigned short *)DMA5_CURR_Y_COUNT)
|
312 |
|
|
|
313 |
|
|
/* DMA Channel 6 Registers */
|
314 |
|
|
|
315 |
|
|
#define pDMA6_NEXT_DESC_PTR ((void *volatile *)DMA6_NEXT_DESC_PTR)
|
316 |
|
|
#define pDMA6_START_ADDR ((void *volatile *)DMA6_START_ADDR)
|
317 |
|
|
#define pDMA6_CONFIG ((volatile unsigned short *)DMA6_CONFIG)
|
318 |
|
|
#define pDMA6_X_COUNT ((volatile unsigned short *)DMA6_X_COUNT)
|
319 |
|
|
#define pDMA6_X_MODIFY ((volatile signed short *)DMA6_X_MODIFY)
|
320 |
|
|
#define pDMA6_Y_COUNT ((volatile unsigned short *)DMA6_Y_COUNT)
|
321 |
|
|
#define pDMA6_Y_MODIFY ((volatile signed short *)DMA6_Y_MODIFY)
|
322 |
|
|
#define pDMA6_CURR_DESC_PTR ((void *volatile *)DMA6_CURR_DESC_PTR)
|
323 |
|
|
#define pDMA6_CURR_ADDR ((void *volatile *)DMA6_CURR_ADDR)
|
324 |
|
|
#define pDMA6_IRQ_STATUS ((volatile unsigned short *)DMA6_IRQ_STATUS)
|
325 |
|
|
#define pDMA6_PERIPHERAL_MAP ((volatile unsigned short *)DMA6_PERIPHERAL_MAP)
|
326 |
|
|
#define pDMA6_CURR_X_COUNT ((volatile unsigned short *)DMA6_CURR_X_COUNT)
|
327 |
|
|
#define pDMA6_CURR_Y_COUNT ((volatile unsigned short *)DMA6_CURR_Y_COUNT)
|
328 |
|
|
|
329 |
|
|
/* DMA Channel 7 Registers */
|
330 |
|
|
|
331 |
|
|
#define pDMA7_NEXT_DESC_PTR ((void *volatile *)DMA7_NEXT_DESC_PTR)
|
332 |
|
|
#define pDMA7_START_ADDR ((void *volatile *)DMA7_START_ADDR)
|
333 |
|
|
#define pDMA7_CONFIG ((volatile unsigned short *)DMA7_CONFIG)
|
334 |
|
|
#define pDMA7_X_COUNT ((volatile unsigned short *)DMA7_X_COUNT)
|
335 |
|
|
#define pDMA7_X_MODIFY ((volatile signed short *)DMA7_X_MODIFY)
|
336 |
|
|
#define pDMA7_Y_COUNT ((volatile unsigned short *)DMA7_Y_COUNT)
|
337 |
|
|
#define pDMA7_Y_MODIFY ((volatile signed short *)DMA7_Y_MODIFY)
|
338 |
|
|
#define pDMA7_CURR_DESC_PTR ((void *volatile *)DMA7_CURR_DESC_PTR)
|
339 |
|
|
#define pDMA7_CURR_ADDR ((void *volatile *)DMA7_CURR_ADDR)
|
340 |
|
|
#define pDMA7_IRQ_STATUS ((volatile unsigned short *)DMA7_IRQ_STATUS)
|
341 |
|
|
#define pDMA7_PERIPHERAL_MAP ((volatile unsigned short *)DMA7_PERIPHERAL_MAP)
|
342 |
|
|
#define pDMA7_CURR_X_COUNT ((volatile unsigned short *)DMA7_CURR_X_COUNT)
|
343 |
|
|
#define pDMA7_CURR_Y_COUNT ((volatile unsigned short *)DMA7_CURR_Y_COUNT)
|
344 |
|
|
|
345 |
|
|
/* DMA Channel 8 Registers */
|
346 |
|
|
|
347 |
|
|
#define pDMA8_NEXT_DESC_PTR ((void *volatile *)DMA8_NEXT_DESC_PTR)
|
348 |
|
|
#define pDMA8_START_ADDR ((void *volatile *)DMA8_START_ADDR)
|
349 |
|
|
#define pDMA8_CONFIG ((volatile unsigned short *)DMA8_CONFIG)
|
350 |
|
|
#define pDMA8_X_COUNT ((volatile unsigned short *)DMA8_X_COUNT)
|
351 |
|
|
#define pDMA8_X_MODIFY ((volatile signed short *)DMA8_X_MODIFY)
|
352 |
|
|
#define pDMA8_Y_COUNT ((volatile unsigned short *)DMA8_Y_COUNT)
|
353 |
|
|
#define pDMA8_Y_MODIFY ((volatile signed short *)DMA8_Y_MODIFY)
|
354 |
|
|
#define pDMA8_CURR_DESC_PTR ((void *volatile *)DMA8_CURR_DESC_PTR)
|
355 |
|
|
#define pDMA8_CURR_ADDR ((void *volatile *)DMA8_CURR_ADDR)
|
356 |
|
|
#define pDMA8_IRQ_STATUS ((volatile unsigned short *)DMA8_IRQ_STATUS)
|
357 |
|
|
#define pDMA8_PERIPHERAL_MAP ((volatile unsigned short *)DMA8_PERIPHERAL_MAP)
|
358 |
|
|
#define pDMA8_CURR_X_COUNT ((volatile unsigned short *)DMA8_CURR_X_COUNT)
|
359 |
|
|
#define pDMA8_CURR_Y_COUNT ((volatile unsigned short *)DMA8_CURR_Y_COUNT)
|
360 |
|
|
|
361 |
|
|
/* DMA Channel 9 Registers */
|
362 |
|
|
|
363 |
|
|
#define pDMA9_NEXT_DESC_PTR ((void *volatile *)DMA9_NEXT_DESC_PTR)
|
364 |
|
|
#define pDMA9_START_ADDR ((void *volatile *)DMA9_START_ADDR)
|
365 |
|
|
#define pDMA9_CONFIG ((volatile unsigned short *)DMA9_CONFIG)
|
366 |
|
|
#define pDMA9_X_COUNT ((volatile unsigned short *)DMA9_X_COUNT)
|
367 |
|
|
#define pDMA9_X_MODIFY ((volatile signed short *)DMA9_X_MODIFY)
|
368 |
|
|
#define pDMA9_Y_COUNT ((volatile unsigned short *)DMA9_Y_COUNT)
|
369 |
|
|
#define pDMA9_Y_MODIFY ((volatile signed short *)DMA9_Y_MODIFY)
|
370 |
|
|
#define pDMA9_CURR_DESC_PTR ((void *volatile *)DMA9_CURR_DESC_PTR)
|
371 |
|
|
#define pDMA9_CURR_ADDR ((void *volatile *)DMA9_CURR_ADDR)
|
372 |
|
|
#define pDMA9_IRQ_STATUS ((volatile unsigned short *)DMA9_IRQ_STATUS)
|
373 |
|
|
#define pDMA9_PERIPHERAL_MAP ((volatile unsigned short *)DMA9_PERIPHERAL_MAP)
|
374 |
|
|
#define pDMA9_CURR_X_COUNT ((volatile unsigned short *)DMA9_CURR_X_COUNT)
|
375 |
|
|
#define pDMA9_CURR_Y_COUNT ((volatile unsigned short *)DMA9_CURR_Y_COUNT)
|
376 |
|
|
|
377 |
|
|
/* DMA Channel 10 Registers */
|
378 |
|
|
|
379 |
|
|
#define pDMA10_NEXT_DESC_PTR ((void *volatile *)DMA10_NEXT_DESC_PTR)
|
380 |
|
|
#define pDMA10_START_ADDR ((void *volatile *)DMA10_START_ADDR)
|
381 |
|
|
#define pDMA10_CONFIG ((volatile unsigned short *)DMA10_CONFIG)
|
382 |
|
|
#define pDMA10_X_COUNT ((volatile unsigned short *)DMA10_X_COUNT)
|
383 |
|
|
#define pDMA10_X_MODIFY ((volatile signed short *)DMA10_X_MODIFY)
|
384 |
|
|
#define pDMA10_Y_COUNT ((volatile unsigned short *)DMA10_Y_COUNT)
|
385 |
|
|
#define pDMA10_Y_MODIFY ((volatile signed short *)DMA10_Y_MODIFY)
|
386 |
|
|
#define pDMA10_CURR_DESC_PTR ((void *volatile *)DMA10_CURR_DESC_PTR)
|
387 |
|
|
#define pDMA10_CURR_ADDR ((void *volatile *)DMA10_CURR_ADDR)
|
388 |
|
|
#define pDMA10_IRQ_STATUS ((volatile unsigned short *)DMA10_IRQ_STATUS)
|
389 |
|
|
#define pDMA10_PERIPHERAL_MAP ((volatile unsigned short *)DMA10_PERIPHERAL_MAP)
|
390 |
|
|
#define pDMA10_CURR_X_COUNT ((volatile unsigned short *)DMA10_CURR_X_COUNT)
|
391 |
|
|
#define pDMA10_CURR_Y_COUNT ((volatile unsigned short *)DMA10_CURR_Y_COUNT)
|
392 |
|
|
|
393 |
|
|
/* DMA Channel 11 Registers */
|
394 |
|
|
|
395 |
|
|
#define pDMA11_NEXT_DESC_PTR ((void *volatile *)DMA11_NEXT_DESC_PTR)
|
396 |
|
|
#define pDMA11_START_ADDR ((void *volatile *)DMA11_START_ADDR)
|
397 |
|
|
#define pDMA11_CONFIG ((volatile unsigned short *)DMA11_CONFIG)
|
398 |
|
|
#define pDMA11_X_COUNT ((volatile unsigned short *)DMA11_X_COUNT)
|
399 |
|
|
#define pDMA11_X_MODIFY ((volatile signed short *)DMA11_X_MODIFY)
|
400 |
|
|
#define pDMA11_Y_COUNT ((volatile unsigned short *)DMA11_Y_COUNT)
|
401 |
|
|
#define pDMA11_Y_MODIFY ((volatile signed short *)DMA11_Y_MODIFY)
|
402 |
|
|
#define pDMA11_CURR_DESC_PTR ((void *volatile *)DMA11_CURR_DESC_PTR)
|
403 |
|
|
#define pDMA11_CURR_ADDR ((void *volatile *)DMA11_CURR_ADDR)
|
404 |
|
|
#define pDMA11_IRQ_STATUS ((volatile unsigned short *)DMA11_IRQ_STATUS)
|
405 |
|
|
#define pDMA11_PERIPHERAL_MAP ((volatile unsigned short *)DMA11_PERIPHERAL_MAP)
|
406 |
|
|
#define pDMA11_CURR_X_COUNT ((volatile unsigned short *)DMA11_CURR_X_COUNT)
|
407 |
|
|
#define pDMA11_CURR_Y_COUNT ((volatile unsigned short *)DMA11_CURR_Y_COUNT)
|
408 |
|
|
|
409 |
|
|
/* MDMA Stream 0 Registers */
|
410 |
|
|
|
411 |
|
|
#define pMDMA_D0_NEXT_DESC_PTR ((void *volatile *)MDMA_D0_NEXT_DESC_PTR)
|
412 |
|
|
#define pMDMA_D0_START_ADDR ((void *volatile *)MDMA_D0_START_ADDR)
|
413 |
|
|
#define pMDMA_D0_CONFIG ((volatile unsigned short *)MDMA_D0_CONFIG)
|
414 |
|
|
#define pMDMA_D0_X_COUNT ((volatile unsigned short *)MDMA_D0_X_COUNT)
|
415 |
|
|
#define pMDMA_D0_X_MODIFY ((volatile signed short *)MDMA_D0_X_MODIFY)
|
416 |
|
|
#define pMDMA_D0_Y_COUNT ((volatile unsigned short *)MDMA_D0_Y_COUNT)
|
417 |
|
|
#define pMDMA_D0_Y_MODIFY ((volatile signed short *)MDMA_D0_Y_MODIFY)
|
418 |
|
|
#define pMDMA_D0_CURR_DESC_PTR ((void *volatile *)MDMA_D0_CURR_DESC_PTR)
|
419 |
|
|
#define pMDMA_D0_CURR_ADDR ((void *volatile *)MDMA_D0_CURR_ADDR)
|
420 |
|
|
#define pMDMA_D0_IRQ_STATUS ((volatile unsigned short *)MDMA_D0_IRQ_STATUS)
|
421 |
|
|
#define pMDMA_D0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D0_PERIPHERAL_MAP)
|
422 |
|
|
#define pMDMA_D0_CURR_X_COUNT ((volatile unsigned short *)MDMA_D0_CURR_X_COUNT)
|
423 |
|
|
#define pMDMA_D0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D0_CURR_Y_COUNT)
|
424 |
|
|
#define pMDMA_S0_NEXT_DESC_PTR ((void *volatile *)MDMA_S0_NEXT_DESC_PTR)
|
425 |
|
|
#define pMDMA_S0_START_ADDR ((void *volatile *)MDMA_S0_START_ADDR)
|
426 |
|
|
#define pMDMA_S0_CONFIG ((volatile unsigned short *)MDMA_S0_CONFIG)
|
427 |
|
|
#define pMDMA_S0_X_COUNT ((volatile unsigned short *)MDMA_S0_X_COUNT)
|
428 |
|
|
#define pMDMA_S0_X_MODIFY ((volatile signed short *)MDMA_S0_X_MODIFY)
|
429 |
|
|
#define pMDMA_S0_Y_COUNT ((volatile unsigned short *)MDMA_S0_Y_COUNT)
|
430 |
|
|
#define pMDMA_S0_Y_MODIFY ((volatile signed short *)MDMA_S0_Y_MODIFY)
|
431 |
|
|
#define pMDMA_S0_CURR_DESC_PTR ((void *volatile *)MDMA_S0_CURR_DESC_PTR)
|
432 |
|
|
#define pMDMA_S0_CURR_ADDR ((void *volatile *)MDMA_S0_CURR_ADDR)
|
433 |
|
|
#define pMDMA_S0_IRQ_STATUS ((volatile unsigned short *)MDMA_S0_IRQ_STATUS)
|
434 |
|
|
#define pMDMA_S0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S0_PERIPHERAL_MAP)
|
435 |
|
|
#define pMDMA_S0_CURR_X_COUNT ((volatile unsigned short *)MDMA_S0_CURR_X_COUNT)
|
436 |
|
|
#define pMDMA_S0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S0_CURR_Y_COUNT)
|
437 |
|
|
|
438 |
|
|
/* MDMA Stream 1 Registers */
|
439 |
|
|
|
440 |
|
|
#define pMDMA_D1_NEXT_DESC_PTR ((void *volatile *)MDMA_D1_NEXT_DESC_PTR)
|
441 |
|
|
#define pMDMA_D1_START_ADDR ((void *volatile *)MDMA_D1_START_ADDR)
|
442 |
|
|
#define pMDMA_D1_CONFIG ((volatile unsigned short *)MDMA_D1_CONFIG)
|
443 |
|
|
#define pMDMA_D1_X_COUNT ((volatile unsigned short *)MDMA_D1_X_COUNT)
|
444 |
|
|
#define pMDMA_D1_X_MODIFY ((volatile signed short *)MDMA_D1_X_MODIFY)
|
445 |
|
|
#define pMDMA_D1_Y_COUNT ((volatile unsigned short *)MDMA_D1_Y_COUNT)
|
446 |
|
|
#define pMDMA_D1_Y_MODIFY ((volatile signed short *)MDMA_D1_Y_MODIFY)
|
447 |
|
|
#define pMDMA_D1_CURR_DESC_PTR ((void *volatile *)MDMA_D1_CURR_DESC_PTR)
|
448 |
|
|
#define pMDMA_D1_CURR_ADDR ((void *volatile *)MDMA_D1_CURR_ADDR)
|
449 |
|
|
#define pMDMA_D1_IRQ_STATUS ((volatile unsigned short *)MDMA_D1_IRQ_STATUS)
|
450 |
|
|
#define pMDMA_D1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D1_PERIPHERAL_MAP)
|
451 |
|
|
#define pMDMA_D1_CURR_X_COUNT ((volatile unsigned short *)MDMA_D1_CURR_X_COUNT)
|
452 |
|
|
#define pMDMA_D1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D1_CURR_Y_COUNT)
|
453 |
|
|
#define pMDMA_S1_NEXT_DESC_PTR ((void *volatile *)MDMA_S1_NEXT_DESC_PTR)
|
454 |
|
|
#define pMDMA_S1_START_ADDR ((void *volatile *)MDMA_S1_START_ADDR)
|
455 |
|
|
#define pMDMA_S1_CONFIG ((volatile unsigned short *)MDMA_S1_CONFIG)
|
456 |
|
|
#define pMDMA_S1_X_COUNT ((volatile unsigned short *)MDMA_S1_X_COUNT)
|
457 |
|
|
#define pMDMA_S1_X_MODIFY ((volatile signed short *)MDMA_S1_X_MODIFY)
|
458 |
|
|
#define pMDMA_S1_Y_COUNT ((volatile unsigned short *)MDMA_S1_Y_COUNT)
|
459 |
|
|
#define pMDMA_S1_Y_MODIFY ((volatile signed short *)MDMA_S1_Y_MODIFY)
|
460 |
|
|
#define pMDMA_S1_CURR_DESC_PTR ((void *volatile *)MDMA_S1_CURR_DESC_PTR)
|
461 |
|
|
#define pMDMA_S1_CURR_ADDR ((void *volatile *)MDMA_S1_CURR_ADDR)
|
462 |
|
|
#define pMDMA_S1_IRQ_STATUS ((volatile unsigned short *)MDMA_S1_IRQ_STATUS)
|
463 |
|
|
#define pMDMA_S1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S1_PERIPHERAL_MAP)
|
464 |
|
|
#define pMDMA_S1_CURR_X_COUNT ((volatile unsigned short *)MDMA_S1_CURR_X_COUNT)
|
465 |
|
|
#define pMDMA_S1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S1_CURR_Y_COUNT)
|
466 |
|
|
|
467 |
|
|
/* EPPI1 Registers */
|
468 |
|
|
|
469 |
|
|
#define pEPPI1_STATUS ((volatile unsigned short *)EPPI1_STATUS)
|
470 |
|
|
#define pEPPI1_HCOUNT ((volatile unsigned short *)EPPI1_HCOUNT)
|
471 |
|
|
#define pEPPI1_HDELAY ((volatile unsigned short *)EPPI1_HDELAY)
|
472 |
|
|
#define pEPPI1_VCOUNT ((volatile unsigned short *)EPPI1_VCOUNT)
|
473 |
|
|
#define pEPPI1_VDELAY ((volatile unsigned short *)EPPI1_VDELAY)
|
474 |
|
|
#define pEPPI1_FRAME ((volatile unsigned short *)EPPI1_FRAME)
|
475 |
|
|
#define pEPPI1_LINE ((volatile unsigned short *)EPPI1_LINE)
|
476 |
|
|
#define pEPPI1_CLKDIV ((volatile unsigned short *)EPPI1_CLKDIV)
|
477 |
|
|
#define pEPPI1_CONTROL ((volatile unsigned long *)EPPI1_CONTROL)
|
478 |
|
|
#define pEPPI1_FS1W_HBL ((volatile unsigned long *)EPPI1_FS1W_HBL)
|
479 |
|
|
#define pEPPI1_FS1P_AVPL ((volatile unsigned long *)EPPI1_FS1P_AVPL)
|
480 |
|
|
#define pEPPI1_FS2W_LVB ((volatile unsigned long *)EPPI1_FS2W_LVB)
|
481 |
|
|
#define pEPPI1_FS2P_LAVF ((volatile unsigned long *)EPPI1_FS2P_LAVF)
|
482 |
|
|
#define pEPPI1_CLIP ((volatile unsigned long *)EPPI1_CLIP)
|
483 |
|
|
|
484 |
|
|
/* Port Interrupt 0 Registers (32-bit) */
|
485 |
|
|
|
486 |
|
|
#define pPINT0_MASK_SET ((volatile unsigned long *)PINT0_MASK_SET)
|
487 |
|
|
#define pPINT0_MASK_CLEAR ((volatile unsigned long *)PINT0_MASK_CLEAR)
|
488 |
|
|
#define pPINT0_REQUEST ((volatile unsigned long *)PINT0_REQUEST)
|
489 |
|
|
#define pPINT0_ASSIGN ((volatile unsigned long *)PINT0_ASSIGN)
|
490 |
|
|
#define pPINT0_EDGE_SET ((volatile unsigned long *)PINT0_EDGE_SET)
|
491 |
|
|
#define pPINT0_EDGE_CLEAR ((volatile unsigned long *)PINT0_EDGE_CLEAR)
|
492 |
|
|
#define pPINT0_INVERT_SET ((volatile unsigned long *)PINT0_INVERT_SET)
|
493 |
|
|
#define pPINT0_INVERT_CLEAR ((volatile unsigned long *)PINT0_INVERT_CLEAR)
|
494 |
|
|
#define pPINT0_PINSTATE ((volatile unsigned long *)PINT0_PINSTATE)
|
495 |
|
|
#define pPINT0_LATCH ((volatile unsigned long *)PINT0_LATCH)
|
496 |
|
|
|
497 |
|
|
/* Port Interrupt 1 Registers (32-bit) */
|
498 |
|
|
|
499 |
|
|
#define pPINT1_MASK_SET ((volatile unsigned long *)PINT1_MASK_SET)
|
500 |
|
|
#define pPINT1_MASK_CLEAR ((volatile unsigned long *)PINT1_MASK_CLEAR)
|
501 |
|
|
#define pPINT1_REQUEST ((volatile unsigned long *)PINT1_REQUEST)
|
502 |
|
|
#define pPINT1_ASSIGN ((volatile unsigned long *)PINT1_ASSIGN)
|
503 |
|
|
#define pPINT1_EDGE_SET ((volatile unsigned long *)PINT1_EDGE_SET)
|
504 |
|
|
#define pPINT1_EDGE_CLEAR ((volatile unsigned long *)PINT1_EDGE_CLEAR)
|
505 |
|
|
#define pPINT1_INVERT_SET ((volatile unsigned long *)PINT1_INVERT_SET)
|
506 |
|
|
#define pPINT1_INVERT_CLEAR ((volatile unsigned long *)PINT1_INVERT_CLEAR)
|
507 |
|
|
#define pPINT1_PINSTATE ((volatile unsigned long *)PINT1_PINSTATE)
|
508 |
|
|
#define pPINT1_LATCH ((volatile unsigned long *)PINT1_LATCH)
|
509 |
|
|
|
510 |
|
|
/* Port Interrupt 2 Registers (32-bit) */
|
511 |
|
|
|
512 |
|
|
#define pPINT2_MASK_SET ((volatile unsigned long *)PINT2_MASK_SET)
|
513 |
|
|
#define pPINT2_MASK_CLEAR ((volatile unsigned long *)PINT2_MASK_CLEAR)
|
514 |
|
|
#define pPINT2_REQUEST ((volatile unsigned long *)PINT2_REQUEST)
|
515 |
|
|
#define pPINT2_ASSIGN ((volatile unsigned long *)PINT2_ASSIGN)
|
516 |
|
|
#define pPINT2_EDGE_SET ((volatile unsigned long *)PINT2_EDGE_SET)
|
517 |
|
|
#define pPINT2_EDGE_CLEAR ((volatile unsigned long *)PINT2_EDGE_CLEAR)
|
518 |
|
|
#define pPINT2_INVERT_SET ((volatile unsigned long *)PINT2_INVERT_SET)
|
519 |
|
|
#define pPINT2_INVERT_CLEAR ((volatile unsigned long *)PINT2_INVERT_CLEAR)
|
520 |
|
|
#define pPINT2_PINSTATE ((volatile unsigned long *)PINT2_PINSTATE)
|
521 |
|
|
#define pPINT2_LATCH ((volatile unsigned long *)PINT2_LATCH)
|
522 |
|
|
|
523 |
|
|
/* Port Interrupt 3 Registers (32-bit) */
|
524 |
|
|
|
525 |
|
|
#define pPINT3_MASK_SET ((volatile unsigned long *)PINT3_MASK_SET)
|
526 |
|
|
#define pPINT3_MASK_CLEAR ((volatile unsigned long *)PINT3_MASK_CLEAR)
|
527 |
|
|
#define pPINT3_REQUEST ((volatile unsigned long *)PINT3_REQUEST)
|
528 |
|
|
#define pPINT3_ASSIGN ((volatile unsigned long *)PINT3_ASSIGN)
|
529 |
|
|
#define pPINT3_EDGE_SET ((volatile unsigned long *)PINT3_EDGE_SET)
|
530 |
|
|
#define pPINT3_EDGE_CLEAR ((volatile unsigned long *)PINT3_EDGE_CLEAR)
|
531 |
|
|
#define pPINT3_INVERT_SET ((volatile unsigned long *)PINT3_INVERT_SET)
|
532 |
|
|
#define pPINT3_INVERT_CLEAR ((volatile unsigned long *)PINT3_INVERT_CLEAR)
|
533 |
|
|
#define pPINT3_PINSTATE ((volatile unsigned long *)PINT3_PINSTATE)
|
534 |
|
|
#define pPINT3_LATCH ((volatile unsigned long *)PINT3_LATCH)
|
535 |
|
|
|
536 |
|
|
/* Port A Registers */
|
537 |
|
|
|
538 |
|
|
#define pPORTA_FER ((volatile unsigned short *)PORTA_FER)
|
539 |
|
|
#define pPORTA ((volatile unsigned short *)PORTA)
|
540 |
|
|
#define pPORTA_SET ((volatile unsigned short *)PORTA_SET)
|
541 |
|
|
#define pPORTA_CLEAR ((volatile unsigned short *)PORTA_CLEAR)
|
542 |
|
|
#define pPORTA_DIR_SET ((volatile unsigned short *)PORTA_DIR_SET)
|
543 |
|
|
#define pPORTA_DIR_CLEAR ((volatile unsigned short *)PORTA_DIR_CLEAR)
|
544 |
|
|
#define pPORTA_INEN ((volatile unsigned short *)PORTA_INEN)
|
545 |
|
|
#define pPORTA_MUX ((volatile unsigned long *)PORTA_MUX)
|
546 |
|
|
|
547 |
|
|
/* Port B Registers */
|
548 |
|
|
|
549 |
|
|
#define pPORTB_FER ((volatile unsigned short *)PORTB_FER)
|
550 |
|
|
#define pPORTB ((volatile unsigned short *)PORTB)
|
551 |
|
|
#define pPORTB_SET ((volatile unsigned short *)PORTB_SET)
|
552 |
|
|
#define pPORTB_CLEAR ((volatile unsigned short *)PORTB_CLEAR)
|
553 |
|
|
#define pPORTB_DIR_SET ((volatile unsigned short *)PORTB_DIR_SET)
|
554 |
|
|
#define pPORTB_DIR_CLEAR ((volatile unsigned short *)PORTB_DIR_CLEAR)
|
555 |
|
|
#define pPORTB_INEN ((volatile unsigned short *)PORTB_INEN)
|
556 |
|
|
#define pPORTB_MUX ((volatile unsigned long *)PORTB_MUX)
|
557 |
|
|
|
558 |
|
|
/* Port C Registers */
|
559 |
|
|
|
560 |
|
|
#define pPORTC_FER ((volatile unsigned short *)PORTC_FER)
|
561 |
|
|
#define pPORTC ((volatile unsigned short *)PORTC)
|
562 |
|
|
#define pPORTC_SET ((volatile unsigned short *)PORTC_SET)
|
563 |
|
|
#define pPORTC_CLEAR ((volatile unsigned short *)PORTC_CLEAR)
|
564 |
|
|
#define pPORTC_DIR_SET ((volatile unsigned short *)PORTC_DIR_SET)
|
565 |
|
|
#define pPORTC_DIR_CLEAR ((volatile unsigned short *)PORTC_DIR_CLEAR)
|
566 |
|
|
#define pPORTC_INEN ((volatile unsigned short *)PORTC_INEN)
|
567 |
|
|
#define pPORTC_MUX ((volatile unsigned long *)PORTC_MUX)
|
568 |
|
|
|
569 |
|
|
/* Port D Registers */
|
570 |
|
|
|
571 |
|
|
#define pPORTD_FER ((volatile unsigned short *)PORTD_FER)
|
572 |
|
|
#define pPORTD ((volatile unsigned short *)PORTD)
|
573 |
|
|
#define pPORTD_SET ((volatile unsigned short *)PORTD_SET)
|
574 |
|
|
#define pPORTD_CLEAR ((volatile unsigned short *)PORTD_CLEAR)
|
575 |
|
|
#define pPORTD_DIR_SET ((volatile unsigned short *)PORTD_DIR_SET)
|
576 |
|
|
#define pPORTD_DIR_CLEAR ((volatile unsigned short *)PORTD_DIR_CLEAR)
|
577 |
|
|
#define pPORTD_INEN ((volatile unsigned short *)PORTD_INEN)
|
578 |
|
|
#define pPORTD_MUX ((volatile unsigned long *)PORTD_MUX)
|
579 |
|
|
|
580 |
|
|
/* Port E Registers */
|
581 |
|
|
|
582 |
|
|
#define pPORTE_FER ((volatile unsigned short *)PORTE_FER)
|
583 |
|
|
#define pPORTE ((volatile unsigned short *)PORTE)
|
584 |
|
|
#define pPORTE_SET ((volatile unsigned short *)PORTE_SET)
|
585 |
|
|
#define pPORTE_CLEAR ((volatile unsigned short *)PORTE_CLEAR)
|
586 |
|
|
#define pPORTE_DIR_SET ((volatile unsigned short *)PORTE_DIR_SET)
|
587 |
|
|
#define pPORTE_DIR_CLEAR ((volatile unsigned short *)PORTE_DIR_CLEAR)
|
588 |
|
|
#define pPORTE_INEN ((volatile unsigned short *)PORTE_INEN)
|
589 |
|
|
#define pPORTE_MUX ((volatile unsigned long *)PORTE_MUX)
|
590 |
|
|
|
591 |
|
|
/* Port F Registers */
|
592 |
|
|
|
593 |
|
|
#define pPORTF_FER ((volatile unsigned short *)PORTF_FER)
|
594 |
|
|
#define pPORTF ((volatile unsigned short *)PORTF)
|
595 |
|
|
#define pPORTF_SET ((volatile unsigned short *)PORTF_SET)
|
596 |
|
|
#define pPORTF_CLEAR ((volatile unsigned short *)PORTF_CLEAR)
|
597 |
|
|
#define pPORTF_DIR_SET ((volatile unsigned short *)PORTF_DIR_SET)
|
598 |
|
|
#define pPORTF_DIR_CLEAR ((volatile unsigned short *)PORTF_DIR_CLEAR)
|
599 |
|
|
#define pPORTF_INEN ((volatile unsigned short *)PORTF_INEN)
|
600 |
|
|
#define pPORTF_MUX ((volatile unsigned long *)PORTF_MUX)
|
601 |
|
|
|
602 |
|
|
/* Port G Registers */
|
603 |
|
|
|
604 |
|
|
#define pPORTG_FER ((volatile unsigned short *)PORTG_FER)
|
605 |
|
|
#define pPORTG ((volatile unsigned short *)PORTG)
|
606 |
|
|
#define pPORTG_SET ((volatile unsigned short *)PORTG_SET)
|
607 |
|
|
#define pPORTG_CLEAR ((volatile unsigned short *)PORTG_CLEAR)
|
608 |
|
|
#define pPORTG_DIR_SET ((volatile unsigned short *)PORTG_DIR_SET)
|
609 |
|
|
#define pPORTG_DIR_CLEAR ((volatile unsigned short *)PORTG_DIR_CLEAR)
|
610 |
|
|
#define pPORTG_INEN ((volatile unsigned short *)PORTG_INEN)
|
611 |
|
|
#define pPORTG_MUX ((volatile unsigned long *)PORTG_MUX)
|
612 |
|
|
|
613 |
|
|
/* Port H Registers */
|
614 |
|
|
|
615 |
|
|
#define pPORTH_FER ((volatile unsigned short *)PORTH_FER)
|
616 |
|
|
#define pPORTH ((volatile unsigned short *)PORTH)
|
617 |
|
|
#define pPORTH_SET ((volatile unsigned short *)PORTH_SET)
|
618 |
|
|
#define pPORTH_CLEAR ((volatile unsigned short *)PORTH_CLEAR)
|
619 |
|
|
#define pPORTH_DIR_SET ((volatile unsigned short *)PORTH_DIR_SET)
|
620 |
|
|
#define pPORTH_DIR_CLEAR ((volatile unsigned short *)PORTH_DIR_CLEAR)
|
621 |
|
|
#define pPORTH_INEN ((volatile unsigned short *)PORTH_INEN)
|
622 |
|
|
#define pPORTH_MUX ((volatile unsigned long *)PORTH_MUX)
|
623 |
|
|
|
624 |
|
|
/* Port I Registers */
|
625 |
|
|
|
626 |
|
|
#define pPORTI_FER ((volatile unsigned short *)PORTI_FER)
|
627 |
|
|
#define pPORTI ((volatile unsigned short *)PORTI)
|
628 |
|
|
#define pPORTI_SET ((volatile unsigned short *)PORTI_SET)
|
629 |
|
|
#define pPORTI_CLEAR ((volatile unsigned short *)PORTI_CLEAR)
|
630 |
|
|
#define pPORTI_DIR_SET ((volatile unsigned short *)PORTI_DIR_SET)
|
631 |
|
|
#define pPORTI_DIR_CLEAR ((volatile unsigned short *)PORTI_DIR_CLEAR)
|
632 |
|
|
#define pPORTI_INEN ((volatile unsigned short *)PORTI_INEN)
|
633 |
|
|
#define pPORTI_MUX ((volatile unsigned long *)PORTI_MUX)
|
634 |
|
|
|
635 |
|
|
/* Port J Registers */
|
636 |
|
|
|
637 |
|
|
#define pPORTJ_FER ((volatile unsigned short *)PORTJ_FER)
|
638 |
|
|
#define pPORTJ ((volatile unsigned short *)PORTJ)
|
639 |
|
|
#define pPORTJ_SET ((volatile unsigned short *)PORTJ_SET)
|
640 |
|
|
#define pPORTJ_CLEAR ((volatile unsigned short *)PORTJ_CLEAR)
|
641 |
|
|
#define pPORTJ_DIR_SET ((volatile unsigned short *)PORTJ_DIR_SET)
|
642 |
|
|
#define pPORTJ_DIR_CLEAR ((volatile unsigned short *)PORTJ_DIR_CLEAR)
|
643 |
|
|
#define pPORTJ_INEN ((volatile unsigned short *)PORTJ_INEN)
|
644 |
|
|
#define pPORTJ_MUX ((volatile unsigned long *)PORTJ_MUX)
|
645 |
|
|
|
646 |
|
|
/* PWM Timer Registers */
|
647 |
|
|
|
648 |
|
|
#define pTIMER0_CONFIG ((volatile unsigned short *)TIMER0_CONFIG)
|
649 |
|
|
#define pTIMER0_COUNTER ((volatile unsigned long *)TIMER0_COUNTER)
|
650 |
|
|
#define pTIMER0_PERIOD ((volatile unsigned long *)TIMER0_PERIOD)
|
651 |
|
|
#define pTIMER0_WIDTH ((volatile unsigned long *)TIMER0_WIDTH)
|
652 |
|
|
#define pTIMER1_CONFIG ((volatile unsigned short *)TIMER1_CONFIG)
|
653 |
|
|
#define pTIMER1_COUNTER ((volatile unsigned long *)TIMER1_COUNTER)
|
654 |
|
|
#define pTIMER1_PERIOD ((volatile unsigned long *)TIMER1_PERIOD)
|
655 |
|
|
#define pTIMER1_WIDTH ((volatile unsigned long *)TIMER1_WIDTH)
|
656 |
|
|
#define pTIMER2_CONFIG ((volatile unsigned short *)TIMER2_CONFIG)
|
657 |
|
|
#define pTIMER2_COUNTER ((volatile unsigned long *)TIMER2_COUNTER)
|
658 |
|
|
#define pTIMER2_PERIOD ((volatile unsigned long *)TIMER2_PERIOD)
|
659 |
|
|
#define pTIMER2_WIDTH ((volatile unsigned long *)TIMER2_WIDTH)
|
660 |
|
|
#define pTIMER3_CONFIG ((volatile unsigned short *)TIMER3_CONFIG)
|
661 |
|
|
#define pTIMER3_COUNTER ((volatile unsigned long *)TIMER3_COUNTER)
|
662 |
|
|
#define pTIMER3_PERIOD ((volatile unsigned long *)TIMER3_PERIOD)
|
663 |
|
|
#define pTIMER3_WIDTH ((volatile unsigned long *)TIMER3_WIDTH)
|
664 |
|
|
#define pTIMER4_CONFIG ((volatile unsigned short *)TIMER4_CONFIG)
|
665 |
|
|
#define pTIMER4_COUNTER ((volatile unsigned long *)TIMER4_COUNTER)
|
666 |
|
|
#define pTIMER4_PERIOD ((volatile unsigned long *)TIMER4_PERIOD)
|
667 |
|
|
#define pTIMER4_WIDTH ((volatile unsigned long *)TIMER4_WIDTH)
|
668 |
|
|
#define pTIMER5_CONFIG ((volatile unsigned short *)TIMER5_CONFIG)
|
669 |
|
|
#define pTIMER5_COUNTER ((volatile unsigned long *)TIMER5_COUNTER)
|
670 |
|
|
#define pTIMER5_PERIOD ((volatile unsigned long *)TIMER5_PERIOD)
|
671 |
|
|
#define pTIMER5_WIDTH ((volatile unsigned long *)TIMER5_WIDTH)
|
672 |
|
|
#define pTIMER6_CONFIG ((volatile unsigned short *)TIMER6_CONFIG)
|
673 |
|
|
#define pTIMER6_COUNTER ((volatile unsigned long *)TIMER6_COUNTER)
|
674 |
|
|
#define pTIMER6_PERIOD ((volatile unsigned long *)TIMER6_PERIOD)
|
675 |
|
|
#define pTIMER6_WIDTH ((volatile unsigned long *)TIMER6_WIDTH)
|
676 |
|
|
#define pTIMER7_CONFIG ((volatile unsigned short *)TIMER7_CONFIG)
|
677 |
|
|
#define pTIMER7_COUNTER ((volatile unsigned long *)TIMER7_COUNTER)
|
678 |
|
|
#define pTIMER7_PERIOD ((volatile unsigned long *)TIMER7_PERIOD)
|
679 |
|
|
#define pTIMER7_WIDTH ((volatile unsigned long *)TIMER7_WIDTH)
|
680 |
|
|
|
681 |
|
|
/* Timer Group of 8 */
|
682 |
|
|
|
683 |
|
|
#define pTIMER_ENABLE0 ((volatile unsigned short *)TIMER_ENABLE0)
|
684 |
|
|
#define pTIMER_DISABLE0 ((volatile unsigned short *)TIMER_DISABLE0)
|
685 |
|
|
#define pTIMER_STATUS0 ((volatile unsigned long *)TIMER_STATUS0)
|
686 |
|
|
|
687 |
|
|
/* DMAC1 Registers */
|
688 |
|
|
|
689 |
|
|
#define pDMAC1_TCPER ((volatile unsigned short *)DMAC1_TCPER)
|
690 |
|
|
#define pDMAC1_TCCNT ((volatile unsigned short *)DMAC1_TCCNT)
|
691 |
|
|
|
692 |
|
|
/* DMA Channel 12 Registers */
|
693 |
|
|
|
694 |
|
|
#define pDMA12_NEXT_DESC_PTR ((void *volatile *)DMA12_NEXT_DESC_PTR)
|
695 |
|
|
#define pDMA12_START_ADDR ((void *volatile *)DMA12_START_ADDR)
|
696 |
|
|
#define pDMA12_CONFIG ((volatile unsigned short *)DMA12_CONFIG)
|
697 |
|
|
#define pDMA12_X_COUNT ((volatile unsigned short *)DMA12_X_COUNT)
|
698 |
|
|
#define pDMA12_X_MODIFY ((volatile signed short *)DMA12_X_MODIFY)
|
699 |
|
|
#define pDMA12_Y_COUNT ((volatile unsigned short *)DMA12_Y_COUNT)
|
700 |
|
|
#define pDMA12_Y_MODIFY ((volatile signed short *)DMA12_Y_MODIFY)
|
701 |
|
|
#define pDMA12_CURR_DESC_PTR ((void *volatile *)DMA12_CURR_DESC_PTR)
|
702 |
|
|
#define pDMA12_CURR_ADDR ((void *volatile *)DMA12_CURR_ADDR)
|
703 |
|
|
#define pDMA12_IRQ_STATUS ((volatile unsigned short *)DMA12_IRQ_STATUS)
|
704 |
|
|
#define pDMA12_PERIPHERAL_MAP ((volatile unsigned short *)DMA12_PERIPHERAL_MAP)
|
705 |
|
|
#define pDMA12_CURR_X_COUNT ((volatile unsigned short *)DMA12_CURR_X_COUNT)
|
706 |
|
|
#define pDMA12_CURR_Y_COUNT ((volatile unsigned short *)DMA12_CURR_Y_COUNT)
|
707 |
|
|
|
708 |
|
|
/* DMA Channel 13 Registers */
|
709 |
|
|
|
710 |
|
|
#define pDMA13_NEXT_DESC_PTR ((void *volatile *)DMA13_NEXT_DESC_PTR)
|
711 |
|
|
#define pDMA13_START_ADDR ((void *volatile *)DMA13_START_ADDR)
|
712 |
|
|
#define pDMA13_CONFIG ((volatile unsigned short *)DMA13_CONFIG)
|
713 |
|
|
#define pDMA13_X_COUNT ((volatile unsigned short *)DMA13_X_COUNT)
|
714 |
|
|
#define pDMA13_X_MODIFY ((volatile signed short *)DMA13_X_MODIFY)
|
715 |
|
|
#define pDMA13_Y_COUNT ((volatile unsigned short *)DMA13_Y_COUNT)
|
716 |
|
|
#define pDMA13_Y_MODIFY ((volatile signed short *)DMA13_Y_MODIFY)
|
717 |
|
|
#define pDMA13_CURR_DESC_PTR ((void *volatile *)DMA13_CURR_DESC_PTR)
|
718 |
|
|
#define pDMA13_CURR_ADDR ((void *volatile *)DMA13_CURR_ADDR)
|
719 |
|
|
#define pDMA13_IRQ_STATUS ((volatile unsigned short *)DMA13_IRQ_STATUS)
|
720 |
|
|
#define pDMA13_PERIPHERAL_MAP ((volatile unsigned short *)DMA13_PERIPHERAL_MAP)
|
721 |
|
|
#define pDMA13_CURR_X_COUNT ((volatile unsigned short *)DMA13_CURR_X_COUNT)
|
722 |
|
|
#define pDMA13_CURR_Y_COUNT ((volatile unsigned short *)DMA13_CURR_Y_COUNT)
|
723 |
|
|
|
724 |
|
|
/* DMA Channel 14 Registers */
|
725 |
|
|
|
726 |
|
|
#define pDMA14_NEXT_DESC_PTR ((void *volatile *)DMA14_NEXT_DESC_PTR)
|
727 |
|
|
#define pDMA14_START_ADDR ((void *volatile *)DMA14_START_ADDR)
|
728 |
|
|
#define pDMA14_CONFIG ((volatile unsigned short *)DMA14_CONFIG)
|
729 |
|
|
#define pDMA14_X_COUNT ((volatile unsigned short *)DMA14_X_COUNT)
|
730 |
|
|
#define pDMA14_X_MODIFY ((volatile signed short *)DMA14_X_MODIFY)
|
731 |
|
|
#define pDMA14_Y_COUNT ((volatile unsigned short *)DMA14_Y_COUNT)
|
732 |
|
|
#define pDMA14_Y_MODIFY ((volatile signed short *)DMA14_Y_MODIFY)
|
733 |
|
|
#define pDMA14_CURR_DESC_PTR ((void *volatile *)DMA14_CURR_DESC_PTR)
|
734 |
|
|
#define pDMA14_CURR_ADDR ((void *volatile *)DMA14_CURR_ADDR)
|
735 |
|
|
#define pDMA14_IRQ_STATUS ((volatile unsigned short *)DMA14_IRQ_STATUS)
|
736 |
|
|
#define pDMA14_PERIPHERAL_MAP ((volatile unsigned short *)DMA14_PERIPHERAL_MAP)
|
737 |
|
|
#define pDMA14_CURR_X_COUNT ((volatile unsigned short *)DMA14_CURR_X_COUNT)
|
738 |
|
|
#define pDMA14_CURR_Y_COUNT ((volatile unsigned short *)DMA14_CURR_Y_COUNT)
|
739 |
|
|
|
740 |
|
|
/* DMA Channel 15 Registers */
|
741 |
|
|
|
742 |
|
|
#define pDMA15_NEXT_DESC_PTR ((void *volatile *)DMA15_NEXT_DESC_PTR)
|
743 |
|
|
#define pDMA15_START_ADDR ((void *volatile *)DMA15_START_ADDR)
|
744 |
|
|
#define pDMA15_CONFIG ((volatile unsigned short *)DMA15_CONFIG)
|
745 |
|
|
#define pDMA15_X_COUNT ((volatile unsigned short *)DMA15_X_COUNT)
|
746 |
|
|
#define pDMA15_X_MODIFY ((volatile signed short *)DMA15_X_MODIFY)
|
747 |
|
|
#define pDMA15_Y_COUNT ((volatile unsigned short *)DMA15_Y_COUNT)
|
748 |
|
|
#define pDMA15_Y_MODIFY ((volatile signed short *)DMA15_Y_MODIFY)
|
749 |
|
|
#define pDMA15_CURR_DESC_PTR ((void *volatile *)DMA15_CURR_DESC_PTR)
|
750 |
|
|
#define pDMA15_CURR_ADDR ((void *volatile *)DMA15_CURR_ADDR)
|
751 |
|
|
#define pDMA15_IRQ_STATUS ((volatile unsigned short *)DMA15_IRQ_STATUS)
|
752 |
|
|
#define pDMA15_PERIPHERAL_MAP ((volatile unsigned short *)DMA15_PERIPHERAL_MAP)
|
753 |
|
|
#define pDMA15_CURR_X_COUNT ((volatile unsigned short *)DMA15_CURR_X_COUNT)
|
754 |
|
|
#define pDMA15_CURR_Y_COUNT ((volatile unsigned short *)DMA15_CURR_Y_COUNT)
|
755 |
|
|
|
756 |
|
|
/* DMA Channel 16 Registers */
|
757 |
|
|
|
758 |
|
|
#define pDMA16_NEXT_DESC_PTR ((void *volatile *)DMA16_NEXT_DESC_PTR)
|
759 |
|
|
#define pDMA16_START_ADDR ((void *volatile *)DMA16_START_ADDR)
|
760 |
|
|
#define pDMA16_CONFIG ((volatile unsigned short *)DMA16_CONFIG)
|
761 |
|
|
#define pDMA16_X_COUNT ((volatile unsigned short *)DMA16_X_COUNT)
|
762 |
|
|
#define pDMA16_X_MODIFY ((volatile signed short *)DMA16_X_MODIFY)
|
763 |
|
|
#define pDMA16_Y_COUNT ((volatile unsigned short *)DMA16_Y_COUNT)
|
764 |
|
|
#define pDMA16_Y_MODIFY ((volatile signed short *)DMA16_Y_MODIFY)
|
765 |
|
|
#define pDMA16_CURR_DESC_PTR ((void *volatile *)DMA16_CURR_DESC_PTR)
|
766 |
|
|
#define pDMA16_CURR_ADDR ((void *volatile *)DMA16_CURR_ADDR)
|
767 |
|
|
#define pDMA16_IRQ_STATUS ((volatile unsigned short *)DMA16_IRQ_STATUS)
|
768 |
|
|
#define pDMA16_PERIPHERAL_MAP ((volatile unsigned short *)DMA16_PERIPHERAL_MAP)
|
769 |
|
|
#define pDMA16_CURR_X_COUNT ((volatile unsigned short *)DMA16_CURR_X_COUNT)
|
770 |
|
|
#define pDMA16_CURR_Y_COUNT ((volatile unsigned short *)DMA16_CURR_Y_COUNT)
|
771 |
|
|
|
772 |
|
|
/* DMA Channel 17 Registers */
|
773 |
|
|
|
774 |
|
|
#define pDMA17_NEXT_DESC_PTR ((void *volatile *)DMA17_NEXT_DESC_PTR)
|
775 |
|
|
#define pDMA17_START_ADDR ((void *volatile *)DMA17_START_ADDR)
|
776 |
|
|
#define pDMA17_CONFIG ((volatile unsigned short *)DMA17_CONFIG)
|
777 |
|
|
#define pDMA17_X_COUNT ((volatile unsigned short *)DMA17_X_COUNT)
|
778 |
|
|
#define pDMA17_X_MODIFY ((volatile signed short *)DMA17_X_MODIFY)
|
779 |
|
|
#define pDMA17_Y_COUNT ((volatile unsigned short *)DMA17_Y_COUNT)
|
780 |
|
|
#define pDMA17_Y_MODIFY ((volatile signed short *)DMA17_Y_MODIFY)
|
781 |
|
|
#define pDMA17_CURR_DESC_PTR ((void *volatile *)DMA17_CURR_DESC_PTR)
|
782 |
|
|
#define pDMA17_CURR_ADDR ((void *volatile *)DMA17_CURR_ADDR)
|
783 |
|
|
#define pDMA17_IRQ_STATUS ((volatile unsigned short *)DMA17_IRQ_STATUS)
|
784 |
|
|
#define pDMA17_PERIPHERAL_MAP ((volatile unsigned short *)DMA17_PERIPHERAL_MAP)
|
785 |
|
|
#define pDMA17_CURR_X_COUNT ((volatile unsigned short *)DMA17_CURR_X_COUNT)
|
786 |
|
|
#define pDMA17_CURR_Y_COUNT ((volatile unsigned short *)DMA17_CURR_Y_COUNT)
|
787 |
|
|
|
788 |
|
|
/* DMA Channel 18 Registers */
|
789 |
|
|
|
790 |
|
|
#define pDMA18_NEXT_DESC_PTR ((void *volatile *)DMA18_NEXT_DESC_PTR)
|
791 |
|
|
#define pDMA18_START_ADDR ((void *volatile *)DMA18_START_ADDR)
|
792 |
|
|
#define pDMA18_CONFIG ((volatile unsigned short *)DMA18_CONFIG)
|
793 |
|
|
#define pDMA18_X_COUNT ((volatile unsigned short *)DMA18_X_COUNT)
|
794 |
|
|
#define pDMA18_X_MODIFY ((volatile signed short *)DMA18_X_MODIFY)
|
795 |
|
|
#define pDMA18_Y_COUNT ((volatile unsigned short *)DMA18_Y_COUNT)
|
796 |
|
|
#define pDMA18_Y_MODIFY ((volatile signed short *)DMA18_Y_MODIFY)
|
797 |
|
|
#define pDMA18_CURR_DESC_PTR ((void *volatile *)DMA18_CURR_DESC_PTR)
|
798 |
|
|
#define pDMA18_CURR_ADDR ((void *volatile *)DMA18_CURR_ADDR)
|
799 |
|
|
#define pDMA18_IRQ_STATUS ((volatile unsigned short *)DMA18_IRQ_STATUS)
|
800 |
|
|
#define pDMA18_PERIPHERAL_MAP ((volatile unsigned short *)DMA18_PERIPHERAL_MAP)
|
801 |
|
|
#define pDMA18_CURR_X_COUNT ((volatile unsigned short *)DMA18_CURR_X_COUNT)
|
802 |
|
|
#define pDMA18_CURR_Y_COUNT ((volatile unsigned short *)DMA18_CURR_Y_COUNT)
|
803 |
|
|
|
804 |
|
|
/* DMA Channel 19 Registers */
|
805 |
|
|
|
806 |
|
|
#define pDMA19_NEXT_DESC_PTR ((void *volatile *)DMA19_NEXT_DESC_PTR)
|
807 |
|
|
#define pDMA19_START_ADDR ((void *volatile *)DMA19_START_ADDR)
|
808 |
|
|
#define pDMA19_CONFIG ((volatile unsigned short *)DMA19_CONFIG)
|
809 |
|
|
#define pDMA19_X_COUNT ((volatile unsigned short *)DMA19_X_COUNT)
|
810 |
|
|
#define pDMA19_X_MODIFY ((volatile signed short *)DMA19_X_MODIFY)
|
811 |
|
|
#define pDMA19_Y_COUNT ((volatile unsigned short *)DMA19_Y_COUNT)
|
812 |
|
|
#define pDMA19_Y_MODIFY ((volatile signed short *)DMA19_Y_MODIFY)
|
813 |
|
|
#define pDMA19_CURR_DESC_PTR ((void *volatile *)DMA19_CURR_DESC_PTR)
|
814 |
|
|
#define pDMA19_CURR_ADDR ((void *volatile *)DMA19_CURR_ADDR)
|
815 |
|
|
#define pDMA19_IRQ_STATUS ((volatile unsigned short *)DMA19_IRQ_STATUS)
|
816 |
|
|
#define pDMA19_PERIPHERAL_MAP ((volatile unsigned short *)DMA19_PERIPHERAL_MAP)
|
817 |
|
|
#define pDMA19_CURR_X_COUNT ((volatile unsigned short *)DMA19_CURR_X_COUNT)
|
818 |
|
|
#define pDMA19_CURR_Y_COUNT ((volatile unsigned short *)DMA19_CURR_Y_COUNT)
|
819 |
|
|
|
820 |
|
|
/* DMA Channel 20 Registers */
|
821 |
|
|
|
822 |
|
|
#define pDMA20_NEXT_DESC_PTR ((void *volatile *)DMA20_NEXT_DESC_PTR)
|
823 |
|
|
#define pDMA20_START_ADDR ((void *volatile *)DMA20_START_ADDR)
|
824 |
|
|
#define pDMA20_CONFIG ((volatile unsigned short *)DMA20_CONFIG)
|
825 |
|
|
#define pDMA20_X_COUNT ((volatile unsigned short *)DMA20_X_COUNT)
|
826 |
|
|
#define pDMA20_X_MODIFY ((volatile signed short *)DMA20_X_MODIFY)
|
827 |
|
|
#define pDMA20_Y_COUNT ((volatile unsigned short *)DMA20_Y_COUNT)
|
828 |
|
|
#define pDMA20_Y_MODIFY ((volatile signed short *)DMA20_Y_MODIFY)
|
829 |
|
|
#define pDMA20_CURR_DESC_PTR ((void *volatile *)DMA20_CURR_DESC_PTR)
|
830 |
|
|
#define pDMA20_CURR_ADDR ((void *volatile *)DMA20_CURR_ADDR)
|
831 |
|
|
#define pDMA20_IRQ_STATUS ((volatile unsigned short *)DMA20_IRQ_STATUS)
|
832 |
|
|
#define pDMA20_PERIPHERAL_MAP ((volatile unsigned short *)DMA20_PERIPHERAL_MAP)
|
833 |
|
|
#define pDMA20_CURR_X_COUNT ((volatile unsigned short *)DMA20_CURR_X_COUNT)
|
834 |
|
|
#define pDMA20_CURR_Y_COUNT ((volatile unsigned short *)DMA20_CURR_Y_COUNT)
|
835 |
|
|
|
836 |
|
|
/* DMA Channel 21 Registers */
|
837 |
|
|
|
838 |
|
|
#define pDMA21_NEXT_DESC_PTR ((void *volatile *)DMA21_NEXT_DESC_PTR)
|
839 |
|
|
#define pDMA21_START_ADDR ((void *volatile *)DMA21_START_ADDR)
|
840 |
|
|
#define pDMA21_CONFIG ((volatile unsigned short *)DMA21_CONFIG)
|
841 |
|
|
#define pDMA21_X_COUNT ((volatile unsigned short *)DMA21_X_COUNT)
|
842 |
|
|
#define pDMA21_X_MODIFY ((volatile signed short *)DMA21_X_MODIFY)
|
843 |
|
|
#define pDMA21_Y_COUNT ((volatile unsigned short *)DMA21_Y_COUNT)
|
844 |
|
|
#define pDMA21_Y_MODIFY ((volatile signed short *)DMA21_Y_MODIFY)
|
845 |
|
|
#define pDMA21_CURR_DESC_PTR ((void *volatile *)DMA21_CURR_DESC_PTR)
|
846 |
|
|
#define pDMA21_CURR_ADDR ((void *volatile *)DMA21_CURR_ADDR)
|
847 |
|
|
#define pDMA21_IRQ_STATUS ((volatile unsigned short *)DMA21_IRQ_STATUS)
|
848 |
|
|
#define pDMA21_PERIPHERAL_MAP ((volatile unsigned short *)DMA21_PERIPHERAL_MAP)
|
849 |
|
|
#define pDMA21_CURR_X_COUNT ((volatile unsigned short *)DMA21_CURR_X_COUNT)
|
850 |
|
|
#define pDMA21_CURR_Y_COUNT ((volatile unsigned short *)DMA21_CURR_Y_COUNT)
|
851 |
|
|
|
852 |
|
|
/* DMA Channel 22 Registers */
|
853 |
|
|
|
854 |
|
|
#define pDMA22_NEXT_DESC_PTR ((void *volatile *)DMA22_NEXT_DESC_PTR)
|
855 |
|
|
#define pDMA22_START_ADDR ((void *volatile *)DMA22_START_ADDR)
|
856 |
|
|
#define pDMA22_CONFIG ((volatile unsigned short *)DMA22_CONFIG)
|
857 |
|
|
#define pDMA22_X_COUNT ((volatile unsigned short *)DMA22_X_COUNT)
|
858 |
|
|
#define pDMA22_X_MODIFY ((volatile signed short *)DMA22_X_MODIFY)
|
859 |
|
|
#define pDMA22_Y_COUNT ((volatile unsigned short *)DMA22_Y_COUNT)
|
860 |
|
|
#define pDMA22_Y_MODIFY ((volatile signed short *)DMA22_Y_MODIFY)
|
861 |
|
|
#define pDMA22_CURR_DESC_PTR ((void *volatile *)DMA22_CURR_DESC_PTR)
|
862 |
|
|
#define pDMA22_CURR_ADDR ((void *volatile *)DMA22_CURR_ADDR)
|
863 |
|
|
#define pDMA22_IRQ_STATUS ((volatile unsigned short *)DMA22_IRQ_STATUS)
|
864 |
|
|
#define pDMA22_PERIPHERAL_MAP ((volatile unsigned short *)DMA22_PERIPHERAL_MAP)
|
865 |
|
|
#define pDMA22_CURR_X_COUNT ((volatile unsigned short *)DMA22_CURR_X_COUNT)
|
866 |
|
|
#define pDMA22_CURR_Y_COUNT ((volatile unsigned short *)DMA22_CURR_Y_COUNT)
|
867 |
|
|
|
868 |
|
|
/* DMA Channel 23 Registers */
|
869 |
|
|
|
870 |
|
|
#define pDMA23_NEXT_DESC_PTR ((void *volatile *)DMA23_NEXT_DESC_PTR)
|
871 |
|
|
#define pDMA23_START_ADDR ((void *volatile *)DMA23_START_ADDR)
|
872 |
|
|
#define pDMA23_CONFIG ((volatile unsigned short *)DMA23_CONFIG)
|
873 |
|
|
#define pDMA23_X_COUNT ((volatile unsigned short *)DMA23_X_COUNT)
|
874 |
|
|
#define pDMA23_X_MODIFY ((volatile signed short *)DMA23_X_MODIFY)
|
875 |
|
|
#define pDMA23_Y_COUNT ((volatile unsigned short *)DMA23_Y_COUNT)
|
876 |
|
|
#define pDMA23_Y_MODIFY ((volatile signed short *)DMA23_Y_MODIFY)
|
877 |
|
|
#define pDMA23_CURR_DESC_PTR ((void *volatile *)DMA23_CURR_DESC_PTR)
|
878 |
|
|
#define pDMA23_CURR_ADDR ((void *volatile *)DMA23_CURR_ADDR)
|
879 |
|
|
#define pDMA23_IRQ_STATUS ((volatile unsigned short *)DMA23_IRQ_STATUS)
|
880 |
|
|
#define pDMA23_PERIPHERAL_MAP ((volatile unsigned short *)DMA23_PERIPHERAL_MAP)
|
881 |
|
|
#define pDMA23_CURR_X_COUNT ((volatile unsigned short *)DMA23_CURR_X_COUNT)
|
882 |
|
|
#define pDMA23_CURR_Y_COUNT ((volatile unsigned short *)DMA23_CURR_Y_COUNT)
|
883 |
|
|
|
884 |
|
|
/* MDMA Stream 2 Registers */
|
885 |
|
|
|
886 |
|
|
#define pMDMA_D2_NEXT_DESC_PTR ((void *volatile *)MDMA_D2_NEXT_DESC_PTR)
|
887 |
|
|
#define pMDMA_D2_START_ADDR ((void *volatile *)MDMA_D2_START_ADDR)
|
888 |
|
|
#define pMDMA_D2_CONFIG ((volatile unsigned short *)MDMA_D2_CONFIG)
|
889 |
|
|
#define pMDMA_D2_X_COUNT ((volatile unsigned short *)MDMA_D2_X_COUNT)
|
890 |
|
|
#define pMDMA_D2_X_MODIFY ((volatile signed short *)MDMA_D2_X_MODIFY)
|
891 |
|
|
#define pMDMA_D2_Y_COUNT ((volatile unsigned short *)MDMA_D2_Y_COUNT)
|
892 |
|
|
#define pMDMA_D2_Y_MODIFY ((volatile signed short *)MDMA_D2_Y_MODIFY)
|
893 |
|
|
#define pMDMA_D2_CURR_DESC_PTR ((void *volatile *)MDMA_D2_CURR_DESC_PTR)
|
894 |
|
|
#define pMDMA_D2_CURR_ADDR ((void *volatile *)MDMA_D2_CURR_ADDR)
|
895 |
|
|
#define pMDMA_D2_IRQ_STATUS ((volatile unsigned short *)MDMA_D2_IRQ_STATUS)
|
896 |
|
|
#define pMDMA_D2_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D2_PERIPHERAL_MAP)
|
897 |
|
|
#define pMDMA_D2_CURR_X_COUNT ((volatile unsigned short *)MDMA_D2_CURR_X_COUNT)
|
898 |
|
|
#define pMDMA_D2_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D2_CURR_Y_COUNT)
|
899 |
|
|
#define pMDMA_S2_NEXT_DESC_PTR ((void *volatile *)MDMA_S2_NEXT_DESC_PTR)
|
900 |
|
|
#define pMDMA_S2_START_ADDR ((void *volatile *)MDMA_S2_START_ADDR)
|
901 |
|
|
#define pMDMA_S2_CONFIG ((volatile unsigned short *)MDMA_S2_CONFIG)
|
902 |
|
|
#define pMDMA_S2_X_COUNT ((volatile unsigned short *)MDMA_S2_X_COUNT)
|
903 |
|
|
#define pMDMA_S2_X_MODIFY ((volatile signed short *)MDMA_S2_X_MODIFY)
|
904 |
|
|
#define pMDMA_S2_Y_COUNT ((volatile unsigned short *)MDMA_S2_Y_COUNT)
|
905 |
|
|
#define pMDMA_S2_Y_MODIFY ((volatile signed short *)MDMA_S2_Y_MODIFY)
|
906 |
|
|
#define pMDMA_S2_CURR_DESC_PTR ((void *volatile *)MDMA_S2_CURR_DESC_PTR)
|
907 |
|
|
#define pMDMA_S2_CURR_ADDR ((void *volatile *)MDMA_S2_CURR_ADDR)
|
908 |
|
|
#define pMDMA_S2_IRQ_STATUS ((volatile unsigned short *)MDMA_S2_IRQ_STATUS)
|
909 |
|
|
#define pMDMA_S2_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S2_PERIPHERAL_MAP)
|
910 |
|
|
#define pMDMA_S2_CURR_X_COUNT ((volatile unsigned short *)MDMA_S2_CURR_X_COUNT)
|
911 |
|
|
#define pMDMA_S2_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S2_CURR_Y_COUNT)
|
912 |
|
|
|
913 |
|
|
/* MDMA Stream 3 Registers */
|
914 |
|
|
|
915 |
|
|
#define pMDMA_D3_NEXT_DESC_PTR ((void *volatile *)MDMA_D3_NEXT_DESC_PTR)
|
916 |
|
|
#define pMDMA_D3_START_ADDR ((void *volatile *)MDMA_D3_START_ADDR)
|
917 |
|
|
#define pMDMA_D3_CONFIG ((volatile unsigned short *)MDMA_D3_CONFIG)
|
918 |
|
|
#define pMDMA_D3_X_COUNT ((volatile unsigned short *)MDMA_D3_X_COUNT)
|
919 |
|
|
#define pMDMA_D3_X_MODIFY ((volatile signed short *)MDMA_D3_X_MODIFY)
|
920 |
|
|
#define pMDMA_D3_Y_COUNT ((volatile unsigned short *)MDMA_D3_Y_COUNT)
|
921 |
|
|
#define pMDMA_D3_Y_MODIFY ((volatile signed short *)MDMA_D3_Y_MODIFY)
|
922 |
|
|
#define pMDMA_D3_CURR_DESC_PTR ((void *volatile *)MDMA_D3_CURR_DESC_PTR)
|
923 |
|
|
#define pMDMA_D3_CURR_ADDR ((void *volatile *)MDMA_D3_CURR_ADDR)
|
924 |
|
|
#define pMDMA_D3_IRQ_STATUS ((volatile unsigned short *)MDMA_D3_IRQ_STATUS)
|
925 |
|
|
#define pMDMA_D3_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D3_PERIPHERAL_MAP)
|
926 |
|
|
#define pMDMA_D3_CURR_X_COUNT ((volatile unsigned short *)MDMA_D3_CURR_X_COUNT)
|
927 |
|
|
#define pMDMA_D3_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D3_CURR_Y_COUNT)
|
928 |
|
|
#define pMDMA_S3_NEXT_DESC_PTR ((void *volatile *)MDMA_S3_NEXT_DESC_PTR)
|
929 |
|
|
#define pMDMA_S3_START_ADDR ((void *volatile *)MDMA_S3_START_ADDR)
|
930 |
|
|
#define pMDMA_S3_CONFIG ((volatile unsigned short *)MDMA_S3_CONFIG)
|
931 |
|
|
#define pMDMA_S3_X_COUNT ((volatile unsigned short *)MDMA_S3_X_COUNT)
|
932 |
|
|
#define pMDMA_S3_X_MODIFY ((volatile signed short *)MDMA_S3_X_MODIFY)
|
933 |
|
|
#define pMDMA_S3_Y_COUNT ((volatile unsigned short *)MDMA_S3_Y_COUNT)
|
934 |
|
|
#define pMDMA_S3_Y_MODIFY ((volatile signed short *)MDMA_S3_Y_MODIFY)
|
935 |
|
|
#define pMDMA_S3_CURR_DESC_PTR ((void *volatile *)MDMA_S3_CURR_DESC_PTR)
|
936 |
|
|
#define pMDMA_S3_CURR_ADDR ((void *volatile *)MDMA_S3_CURR_ADDR)
|
937 |
|
|
#define pMDMA_S3_IRQ_STATUS ((volatile unsigned short *)MDMA_S3_IRQ_STATUS)
|
938 |
|
|
#define pMDMA_S3_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S3_PERIPHERAL_MAP)
|
939 |
|
|
#define pMDMA_S3_CURR_X_COUNT ((volatile unsigned short *)MDMA_S3_CURR_X_COUNT)
|
940 |
|
|
#define pMDMA_S3_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S3_CURR_Y_COUNT)
|
941 |
|
|
|
942 |
|
|
/* UART1 Registers */
|
943 |
|
|
|
944 |
|
|
#define pUART1_DLL ((volatile unsigned short *)UART1_DLL)
|
945 |
|
|
#define pUART1_DLH ((volatile unsigned short *)UART1_DLH)
|
946 |
|
|
#define pUART1_GCTL ((volatile unsigned short *)UART1_GCTL)
|
947 |
|
|
#define pUART1_LCR ((volatile unsigned short *)UART1_LCR)
|
948 |
|
|
#define pUART1_MCR ((volatile unsigned short *)UART1_MCR)
|
949 |
|
|
#define pUART1_LSR ((volatile unsigned short *)UART1_LSR)
|
950 |
|
|
#define pUART1_MSR ((volatile unsigned short *)UART1_MSR)
|
951 |
|
|
#define pUART1_SCR ((volatile unsigned short *)UART1_SCR)
|
952 |
|
|
#define pUART1_IER_SET ((volatile unsigned short *)UART1_IER_SET)
|
953 |
|
|
#define pUART1_IER_CLEAR ((volatile unsigned short *)UART1_IER_CLEAR)
|
954 |
|
|
#define pUART1_THR ((volatile unsigned short *)UART1_THR)
|
955 |
|
|
#define pUART1_RBR ((volatile unsigned short *)UART1_RBR)
|
956 |
|
|
|
957 |
|
|
/* UART2 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 processors */
|
958 |
|
|
|
959 |
|
|
/* SPI1 Registers */
|
960 |
|
|
|
961 |
|
|
#define pSPI1_CTL ((volatile unsigned short *)SPI1_CTL)
|
962 |
|
|
#define pSPI1_FLG ((volatile unsigned short *)SPI1_FLG)
|
963 |
|
|
#define pSPI1_STAT ((volatile unsigned short *)SPI1_STAT)
|
964 |
|
|
#define pSPI1_TDBR ((volatile unsigned short *)SPI1_TDBR)
|
965 |
|
|
#define pSPI1_RDBR ((volatile unsigned short *)SPI1_RDBR)
|
966 |
|
|
#define pSPI1_BAUD ((volatile unsigned short *)SPI1_BAUD)
|
967 |
|
|
#define pSPI1_SHADOW ((volatile unsigned short *)SPI1_SHADOW)
|
968 |
|
|
|
969 |
|
|
/* SPORT2 Registers */
|
970 |
|
|
|
971 |
|
|
#define pSPORT2_TCR1 ((volatile unsigned short *)SPORT2_TCR1)
|
972 |
|
|
#define pSPORT2_TCR2 ((volatile unsigned short *)SPORT2_TCR2)
|
973 |
|
|
#define pSPORT2_TCLKDIV ((volatile unsigned short *)SPORT2_TCLKDIV)
|
974 |
|
|
#define pSPORT2_TFSDIV ((volatile unsigned short *)SPORT2_TFSDIV)
|
975 |
|
|
#define pSPORT2_TX ((volatile unsigned long *)SPORT2_TX)
|
976 |
|
|
#define pSPORT2_RX ((volatile unsigned long *)SPORT2_RX)
|
977 |
|
|
#define pSPORT2_RCR1 ((volatile unsigned short *)SPORT2_RCR1)
|
978 |
|
|
#define pSPORT2_RCR2 ((volatile unsigned short *)SPORT2_RCR2)
|
979 |
|
|
#define pSPORT2_RCLKDIV ((volatile unsigned short *)SPORT2_RCLKDIV)
|
980 |
|
|
#define pSPORT2_RFSDIV ((volatile unsigned short *)SPORT2_RFSDIV)
|
981 |
|
|
#define pSPORT2_STAT ((volatile unsigned short *)SPORT2_STAT)
|
982 |
|
|
#define pSPORT2_CHNL ((volatile unsigned short *)SPORT2_CHNL)
|
983 |
|
|
#define pSPORT2_MCMC1 ((volatile unsigned short *)SPORT2_MCMC1)
|
984 |
|
|
#define pSPORT2_MCMC2 ((volatile unsigned short *)SPORT2_MCMC2)
|
985 |
|
|
#define pSPORT2_MTCS0 ((volatile unsigned long *)SPORT2_MTCS0)
|
986 |
|
|
#define pSPORT2_MTCS1 ((volatile unsigned long *)SPORT2_MTCS1)
|
987 |
|
|
#define pSPORT2_MTCS2 ((volatile unsigned long *)SPORT2_MTCS2)
|
988 |
|
|
#define pSPORT2_MTCS3 ((volatile unsigned long *)SPORT2_MTCS3)
|
989 |
|
|
#define pSPORT2_MRCS0 ((volatile unsigned long *)SPORT2_MRCS0)
|
990 |
|
|
#define pSPORT2_MRCS1 ((volatile unsigned long *)SPORT2_MRCS1)
|
991 |
|
|
#define pSPORT2_MRCS2 ((volatile unsigned long *)SPORT2_MRCS2)
|
992 |
|
|
#define pSPORT2_MRCS3 ((volatile unsigned long *)SPORT2_MRCS3)
|
993 |
|
|
|
994 |
|
|
/* SPORT3 Registers */
|
995 |
|
|
|
996 |
|
|
#define pSPORT3_TCR1 ((volatile unsigned short *)SPORT3_TCR1)
|
997 |
|
|
#define pSPORT3_TCR2 ((volatile unsigned short *)SPORT3_TCR2)
|
998 |
|
|
#define pSPORT3_TCLKDIV ((volatile unsigned short *)SPORT3_TCLKDIV)
|
999 |
|
|
#define pSPORT3_TFSDIV ((volatile unsigned short *)SPORT3_TFSDIV)
|
1000 |
|
|
#define pSPORT3_TX ((volatile unsigned long *)SPORT3_TX)
|
1001 |
|
|
#define pSPORT3_RX ((volatile unsigned long *)SPORT3_RX)
|
1002 |
|
|
#define pSPORT3_RCR1 ((volatile unsigned short *)SPORT3_RCR1)
|
1003 |
|
|
#define pSPORT3_RCR2 ((volatile unsigned short *)SPORT3_RCR2)
|
1004 |
|
|
#define pSPORT3_RCLKDIV ((volatile unsigned short *)SPORT3_RCLKDIV)
|
1005 |
|
|
#define pSPORT3_RFSDIV ((volatile unsigned short *)SPORT3_RFSDIV)
|
1006 |
|
|
#define pSPORT3_STAT ((volatile unsigned short *)SPORT3_STAT)
|
1007 |
|
|
#define pSPORT3_CHNL ((volatile unsigned short *)SPORT3_CHNL)
|
1008 |
|
|
#define pSPORT3_MCMC1 ((volatile unsigned short *)SPORT3_MCMC1)
|
1009 |
|
|
#define pSPORT3_MCMC2 ((volatile unsigned short *)SPORT3_MCMC2)
|
1010 |
|
|
#define pSPORT3_MTCS0 ((volatile unsigned long *)SPORT3_MTCS0)
|
1011 |
|
|
#define pSPORT3_MTCS1 ((volatile unsigned long *)SPORT3_MTCS1)
|
1012 |
|
|
#define pSPORT3_MTCS2 ((volatile unsigned long *)SPORT3_MTCS2)
|
1013 |
|
|
#define pSPORT3_MTCS3 ((volatile unsigned long *)SPORT3_MTCS3)
|
1014 |
|
|
#define pSPORT3_MRCS0 ((volatile unsigned long *)SPORT3_MRCS0)
|
1015 |
|
|
#define pSPORT3_MRCS1 ((volatile unsigned long *)SPORT3_MRCS1)
|
1016 |
|
|
#define pSPORT3_MRCS2 ((volatile unsigned long *)SPORT3_MRCS2)
|
1017 |
|
|
#define pSPORT3_MRCS3 ((volatile unsigned long *)SPORT3_MRCS3)
|
1018 |
|
|
|
1019 |
|
|
/* EPPI2 Registers */
|
1020 |
|
|
|
1021 |
|
|
#define pEPPI2_STATUS ((volatile unsigned short *)EPPI2_STATUS)
|
1022 |
|
|
#define pEPPI2_HCOUNT ((volatile unsigned short *)EPPI2_HCOUNT)
|
1023 |
|
|
#define pEPPI2_HDELAY ((volatile unsigned short *)EPPI2_HDELAY)
|
1024 |
|
|
#define pEPPI2_VCOUNT ((volatile unsigned short *)EPPI2_VCOUNT)
|
1025 |
|
|
#define pEPPI2_VDELAY ((volatile unsigned short *)EPPI2_VDELAY)
|
1026 |
|
|
#define pEPPI2_FRAME ((volatile unsigned short *)EPPI2_FRAME)
|
1027 |
|
|
#define pEPPI2_LINE ((volatile unsigned short *)EPPI2_LINE)
|
1028 |
|
|
#define pEPPI2_CLKDIV ((volatile unsigned short *)EPPI2_CLKDIV)
|
1029 |
|
|
#define pEPPI2_CONTROL ((volatile unsigned long *)EPPI2_CONTROL)
|
1030 |
|
|
#define pEPPI2_FS1W_HBL ((volatile unsigned long *)EPPI2_FS1W_HBL)
|
1031 |
|
|
#define pEPPI2_FS1P_AVPL ((volatile unsigned long *)EPPI2_FS1P_AVPL)
|
1032 |
|
|
#define pEPPI2_FS2W_LVB ((volatile unsigned long *)EPPI2_FS2W_LVB)
|
1033 |
|
|
#define pEPPI2_FS2P_LAVF ((volatile unsigned long *)EPPI2_FS2P_LAVF)
|
1034 |
|
|
#define pEPPI2_CLIP ((volatile unsigned long *)EPPI2_CLIP)
|
1035 |
|
|
|
1036 |
|
|
/* CAN Controller 0 Config 1 Registers */
|
1037 |
|
|
|
1038 |
|
|
#define pCAN0_MC1 ((volatile unsigned short *)CAN0_MC1)
|
1039 |
|
|
#define pCAN0_MD1 ((volatile unsigned short *)CAN0_MD1)
|
1040 |
|
|
#define pCAN0_TRS1 ((volatile unsigned short *)CAN0_TRS1)
|
1041 |
|
|
#define pCAN0_TRR1 ((volatile unsigned short *)CAN0_TRR1)
|
1042 |
|
|
#define pCAN0_TA1 ((volatile unsigned short *)CAN0_TA1)
|
1043 |
|
|
#define pCAN0_AA1 ((volatile unsigned short *)CAN0_AA1)
|
1044 |
|
|
#define pCAN0_RMP1 ((volatile unsigned short *)CAN0_RMP1)
|
1045 |
|
|
#define pCAN0_RML1 ((volatile unsigned short *)CAN0_RML1)
|
1046 |
|
|
#define pCAN0_MBTIF1 ((volatile unsigned short *)CAN0_MBTIF1)
|
1047 |
|
|
#define pCAN0_MBRIF1 ((volatile unsigned short *)CAN0_MBRIF1)
|
1048 |
|
|
#define pCAN0_MBIM1 ((volatile unsigned short *)CAN0_MBIM1)
|
1049 |
|
|
#define pCAN0_RFH1 ((volatile unsigned short *)CAN0_RFH1)
|
1050 |
|
|
#define pCAN0_OPSS1 ((volatile unsigned short *)CAN0_OPSS1)
|
1051 |
|
|
|
1052 |
|
|
/* CAN Controller 0 Config 2 Registers */
|
1053 |
|
|
|
1054 |
|
|
#define pCAN0_MC2 ((volatile unsigned short *)CAN0_MC2)
|
1055 |
|
|
#define pCAN0_MD2 ((volatile unsigned short *)CAN0_MD2)
|
1056 |
|
|
#define pCAN0_TRS2 ((volatile unsigned short *)CAN0_TRS2)
|
1057 |
|
|
#define pCAN0_TRR2 ((volatile unsigned short *)CAN0_TRR2)
|
1058 |
|
|
#define pCAN0_TA2 ((volatile unsigned short *)CAN0_TA2)
|
1059 |
|
|
#define pCAN0_AA2 ((volatile unsigned short *)CAN0_AA2)
|
1060 |
|
|
#define pCAN0_RMP2 ((volatile unsigned short *)CAN0_RMP2)
|
1061 |
|
|
#define pCAN0_RML2 ((volatile unsigned short *)CAN0_RML2)
|
1062 |
|
|
#define pCAN0_MBTIF2 ((volatile unsigned short *)CAN0_MBTIF2)
|
1063 |
|
|
#define pCAN0_MBRIF2 ((volatile unsigned short *)CAN0_MBRIF2)
|
1064 |
|
|
#define pCAN0_MBIM2 ((volatile unsigned short *)CAN0_MBIM2)
|
1065 |
|
|
#define pCAN0_RFH2 ((volatile unsigned short *)CAN0_RFH2)
|
1066 |
|
|
#define pCAN0_OPSS2 ((volatile unsigned short *)CAN0_OPSS2)
|
1067 |
|
|
|
1068 |
|
|
/* CAN Controller 0 Clock/Interrupt/Counter Registers */
|
1069 |
|
|
|
1070 |
|
|
#define pCAN0_CLOCK ((volatile unsigned short *)CAN0_CLOCK)
|
1071 |
|
|
#define pCAN0_TIMING ((volatile unsigned short *)CAN0_TIMING)
|
1072 |
|
|
#define pCAN0_DEBUG ((volatile unsigned short *)CAN0_DEBUG)
|
1073 |
|
|
#define pCAN0_STATUS ((volatile unsigned short *)CAN0_STATUS)
|
1074 |
|
|
#define pCAN0_CEC ((volatile unsigned short *)CAN0_CEC)
|
1075 |
|
|
#define pCAN0_GIS ((volatile unsigned short *)CAN0_GIS)
|
1076 |
|
|
#define pCAN0_GIM ((volatile unsigned short *)CAN0_GIM)
|
1077 |
|
|
#define pCAN0_GIF ((volatile unsigned short *)CAN0_GIF)
|
1078 |
|
|
#define pCAN0_CONTROL ((volatile unsigned short *)CAN0_CONTROL)
|
1079 |
|
|
#define pCAN0_INTR ((volatile unsigned short *)CAN0_INTR)
|
1080 |
|
|
#define pCAN0_MBTD ((volatile unsigned short *)CAN0_MBTD)
|
1081 |
|
|
#define pCAN0_EWR ((volatile unsigned short *)CAN0_EWR)
|
1082 |
|
|
#define pCAN0_ESR ((volatile unsigned short *)CAN0_ESR)
|
1083 |
|
|
#define pCAN0_UCCNT ((volatile unsigned short *)CAN0_UCCNT)
|
1084 |
|
|
#define pCAN0_UCRC ((volatile unsigned short *)CAN0_UCRC)
|
1085 |
|
|
#define pCAN0_UCCNF ((volatile unsigned short *)CAN0_UCCNF)
|
1086 |
|
|
|
1087 |
|
|
/* CAN Controller 0 Acceptance Registers */
|
1088 |
|
|
|
1089 |
|
|
#define pCAN0_AM00L ((volatile unsigned short *)CAN0_AM00L)
|
1090 |
|
|
#define pCAN0_AM00H ((volatile unsigned short *)CAN0_AM00H)
|
1091 |
|
|
#define pCAN0_AM01L ((volatile unsigned short *)CAN0_AM01L)
|
1092 |
|
|
#define pCAN0_AM01H ((volatile unsigned short *)CAN0_AM01H)
|
1093 |
|
|
#define pCAN0_AM02L ((volatile unsigned short *)CAN0_AM02L)
|
1094 |
|
|
#define pCAN0_AM02H ((volatile unsigned short *)CAN0_AM02H)
|
1095 |
|
|
#define pCAN0_AM03L ((volatile unsigned short *)CAN0_AM03L)
|
1096 |
|
|
#define pCAN0_AM03H ((volatile unsigned short *)CAN0_AM03H)
|
1097 |
|
|
#define pCAN0_AM04L ((volatile unsigned short *)CAN0_AM04L)
|
1098 |
|
|
#define pCAN0_AM04H ((volatile unsigned short *)CAN0_AM04H)
|
1099 |
|
|
#define pCAN0_AM05L ((volatile unsigned short *)CAN0_AM05L)
|
1100 |
|
|
#define pCAN0_AM05H ((volatile unsigned short *)CAN0_AM05H)
|
1101 |
|
|
#define pCAN0_AM06L ((volatile unsigned short *)CAN0_AM06L)
|
1102 |
|
|
#define pCAN0_AM06H ((volatile unsigned short *)CAN0_AM06H)
|
1103 |
|
|
#define pCAN0_AM07L ((volatile unsigned short *)CAN0_AM07L)
|
1104 |
|
|
#define pCAN0_AM07H ((volatile unsigned short *)CAN0_AM07H)
|
1105 |
|
|
#define pCAN0_AM08L ((volatile unsigned short *)CAN0_AM08L)
|
1106 |
|
|
#define pCAN0_AM08H ((volatile unsigned short *)CAN0_AM08H)
|
1107 |
|
|
#define pCAN0_AM09L ((volatile unsigned short *)CAN0_AM09L)
|
1108 |
|
|
#define pCAN0_AM09H ((volatile unsigned short *)CAN0_AM09H)
|
1109 |
|
|
#define pCAN0_AM10L ((volatile unsigned short *)CAN0_AM10L)
|
1110 |
|
|
#define pCAN0_AM10H ((volatile unsigned short *)CAN0_AM10H)
|
1111 |
|
|
#define pCAN0_AM11L ((volatile unsigned short *)CAN0_AM11L)
|
1112 |
|
|
#define pCAN0_AM11H ((volatile unsigned short *)CAN0_AM11H)
|
1113 |
|
|
#define pCAN0_AM12L ((volatile unsigned short *)CAN0_AM12L)
|
1114 |
|
|
#define pCAN0_AM12H ((volatile unsigned short *)CAN0_AM12H)
|
1115 |
|
|
#define pCAN0_AM13L ((volatile unsigned short *)CAN0_AM13L)
|
1116 |
|
|
#define pCAN0_AM13H ((volatile unsigned short *)CAN0_AM13H)
|
1117 |
|
|
#define pCAN0_AM14L ((volatile unsigned short *)CAN0_AM14L)
|
1118 |
|
|
#define pCAN0_AM14H ((volatile unsigned short *)CAN0_AM14H)
|
1119 |
|
|
#define pCAN0_AM15L ((volatile unsigned short *)CAN0_AM15L)
|
1120 |
|
|
#define pCAN0_AM15H ((volatile unsigned short *)CAN0_AM15H)
|
1121 |
|
|
|
1122 |
|
|
/* CAN Controller 0 Acceptance Registers */
|
1123 |
|
|
|
1124 |
|
|
#define pCAN0_AM16L ((volatile unsigned short *)CAN0_AM16L)
|
1125 |
|
|
#define pCAN0_AM16H ((volatile unsigned short *)CAN0_AM16H)
|
1126 |
|
|
#define pCAN0_AM17L ((volatile unsigned short *)CAN0_AM17L)
|
1127 |
|
|
#define pCAN0_AM17H ((volatile unsigned short *)CAN0_AM17H)
|
1128 |
|
|
#define pCAN0_AM18L ((volatile unsigned short *)CAN0_AM18L)
|
1129 |
|
|
#define pCAN0_AM18H ((volatile unsigned short *)CAN0_AM18H)
|
1130 |
|
|
#define pCAN0_AM19L ((volatile unsigned short *)CAN0_AM19L)
|
1131 |
|
|
#define pCAN0_AM19H ((volatile unsigned short *)CAN0_AM19H)
|
1132 |
|
|
#define pCAN0_AM20L ((volatile unsigned short *)CAN0_AM20L)
|
1133 |
|
|
#define pCAN0_AM20H ((volatile unsigned short *)CAN0_AM20H)
|
1134 |
|
|
#define pCAN0_AM21L ((volatile unsigned short *)CAN0_AM21L)
|
1135 |
|
|
#define pCAN0_AM21H ((volatile unsigned short *)CAN0_AM21H)
|
1136 |
|
|
#define pCAN0_AM22L ((volatile unsigned short *)CAN0_AM22L)
|
1137 |
|
|
#define pCAN0_AM22H ((volatile unsigned short *)CAN0_AM22H)
|
1138 |
|
|
#define pCAN0_AM23L ((volatile unsigned short *)CAN0_AM23L)
|
1139 |
|
|
#define pCAN0_AM23H ((volatile unsigned short *)CAN0_AM23H)
|
1140 |
|
|
#define pCAN0_AM24L ((volatile unsigned short *)CAN0_AM24L)
|
1141 |
|
|
#define pCAN0_AM24H ((volatile unsigned short *)CAN0_AM24H)
|
1142 |
|
|
#define pCAN0_AM25L ((volatile unsigned short *)CAN0_AM25L)
|
1143 |
|
|
#define pCAN0_AM25H ((volatile unsigned short *)CAN0_AM25H)
|
1144 |
|
|
#define pCAN0_AM26L ((volatile unsigned short *)CAN0_AM26L)
|
1145 |
|
|
#define pCAN0_AM26H ((volatile unsigned short *)CAN0_AM26H)
|
1146 |
|
|
#define pCAN0_AM27L ((volatile unsigned short *)CAN0_AM27L)
|
1147 |
|
|
#define pCAN0_AM27H ((volatile unsigned short *)CAN0_AM27H)
|
1148 |
|
|
#define pCAN0_AM28L ((volatile unsigned short *)CAN0_AM28L)
|
1149 |
|
|
#define pCAN0_AM28H ((volatile unsigned short *)CAN0_AM28H)
|
1150 |
|
|
#define pCAN0_AM29L ((volatile unsigned short *)CAN0_AM29L)
|
1151 |
|
|
#define pCAN0_AM29H ((volatile unsigned short *)CAN0_AM29H)
|
1152 |
|
|
#define pCAN0_AM30L ((volatile unsigned short *)CAN0_AM30L)
|
1153 |
|
|
#define pCAN0_AM30H ((volatile unsigned short *)CAN0_AM30H)
|
1154 |
|
|
#define pCAN0_AM31L ((volatile unsigned short *)CAN0_AM31L)
|
1155 |
|
|
#define pCAN0_AM31H ((volatile unsigned short *)CAN0_AM31H)
|
1156 |
|
|
|
1157 |
|
|
/* CAN Controller 0 Mailbox Data Registers */
|
1158 |
|
|
|
1159 |
|
|
#define pCAN0_MB00_DATA0 ((volatile unsigned short *)CAN0_MB00_DATA0)
|
1160 |
|
|
#define pCAN0_MB00_DATA1 ((volatile unsigned short *)CAN0_MB00_DATA1)
|
1161 |
|
|
#define pCAN0_MB00_DATA2 ((volatile unsigned short *)CAN0_MB00_DATA2)
|
1162 |
|
|
#define pCAN0_MB00_DATA3 ((volatile unsigned short *)CAN0_MB00_DATA3)
|
1163 |
|
|
#define pCAN0_MB00_LENGTH ((volatile unsigned short *)CAN0_MB00_LENGTH)
|
1164 |
|
|
#define pCAN0_MB00_TIMESTAMP ((volatile unsigned short *)CAN0_MB00_TIMESTAMP)
|
1165 |
|
|
#define pCAN0_MB00_ID0 ((volatile unsigned short *)CAN0_MB00_ID0)
|
1166 |
|
|
#define pCAN0_MB00_ID1 ((volatile unsigned short *)CAN0_MB00_ID1)
|
1167 |
|
|
#define pCAN0_MB01_DATA0 ((volatile unsigned short *)CAN0_MB01_DATA0)
|
1168 |
|
|
#define pCAN0_MB01_DATA1 ((volatile unsigned short *)CAN0_MB01_DATA1)
|
1169 |
|
|
#define pCAN0_MB01_DATA2 ((volatile unsigned short *)CAN0_MB01_DATA2)
|
1170 |
|
|
#define pCAN0_MB01_DATA3 ((volatile unsigned short *)CAN0_MB01_DATA3)
|
1171 |
|
|
#define pCAN0_MB01_LENGTH ((volatile unsigned short *)CAN0_MB01_LENGTH)
|
1172 |
|
|
#define pCAN0_MB01_TIMESTAMP ((volatile unsigned short *)CAN0_MB01_TIMESTAMP)
|
1173 |
|
|
#define pCAN0_MB01_ID0 ((volatile unsigned short *)CAN0_MB01_ID0)
|
1174 |
|
|
#define pCAN0_MB01_ID1 ((volatile unsigned short *)CAN0_MB01_ID1)
|
1175 |
|
|
#define pCAN0_MB02_DATA0 ((volatile unsigned short *)CAN0_MB02_DATA0)
|
1176 |
|
|
#define pCAN0_MB02_DATA1 ((volatile unsigned short *)CAN0_MB02_DATA1)
|
1177 |
|
|
#define pCAN0_MB02_DATA2 ((volatile unsigned short *)CAN0_MB02_DATA2)
|
1178 |
|
|
#define pCAN0_MB02_DATA3 ((volatile unsigned short *)CAN0_MB02_DATA3)
|
1179 |
|
|
#define pCAN0_MB02_LENGTH ((volatile unsigned short *)CAN0_MB02_LENGTH)
|
1180 |
|
|
#define pCAN0_MB02_TIMESTAMP ((volatile unsigned short *)CAN0_MB02_TIMESTAMP)
|
1181 |
|
|
#define pCAN0_MB02_ID0 ((volatile unsigned short *)CAN0_MB02_ID0)
|
1182 |
|
|
#define pCAN0_MB02_ID1 ((volatile unsigned short *)CAN0_MB02_ID1)
|
1183 |
|
|
#define pCAN0_MB03_DATA0 ((volatile unsigned short *)CAN0_MB03_DATA0)
|
1184 |
|
|
#define pCAN0_MB03_DATA1 ((volatile unsigned short *)CAN0_MB03_DATA1)
|
1185 |
|
|
#define pCAN0_MB03_DATA2 ((volatile unsigned short *)CAN0_MB03_DATA2)
|
1186 |
|
|
#define pCAN0_MB03_DATA3 ((volatile unsigned short *)CAN0_MB03_DATA3)
|
1187 |
|
|
#define pCAN0_MB03_LENGTH ((volatile unsigned short *)CAN0_MB03_LENGTH)
|
1188 |
|
|
#define pCAN0_MB03_TIMESTAMP ((volatile unsigned short *)CAN0_MB03_TIMESTAMP)
|
1189 |
|
|
#define pCAN0_MB03_ID0 ((volatile unsigned short *)CAN0_MB03_ID0)
|
1190 |
|
|
#define pCAN0_MB03_ID1 ((volatile unsigned short *)CAN0_MB03_ID1)
|
1191 |
|
|
#define pCAN0_MB04_DATA0 ((volatile unsigned short *)CAN0_MB04_DATA0)
|
1192 |
|
|
#define pCAN0_MB04_DATA1 ((volatile unsigned short *)CAN0_MB04_DATA1)
|
1193 |
|
|
#define pCAN0_MB04_DATA2 ((volatile unsigned short *)CAN0_MB04_DATA2)
|
1194 |
|
|
#define pCAN0_MB04_DATA3 ((volatile unsigned short *)CAN0_MB04_DATA3)
|
1195 |
|
|
#define pCAN0_MB04_LENGTH ((volatile unsigned short *)CAN0_MB04_LENGTH)
|
1196 |
|
|
#define pCAN0_MB04_TIMESTAMP ((volatile unsigned short *)CAN0_MB04_TIMESTAMP)
|
1197 |
|
|
#define pCAN0_MB04_ID0 ((volatile unsigned short *)CAN0_MB04_ID0)
|
1198 |
|
|
#define pCAN0_MB04_ID1 ((volatile unsigned short *)CAN0_MB04_ID1)
|
1199 |
|
|
#define pCAN0_MB05_DATA0 ((volatile unsigned short *)CAN0_MB05_DATA0)
|
1200 |
|
|
#define pCAN0_MB05_DATA1 ((volatile unsigned short *)CAN0_MB05_DATA1)
|
1201 |
|
|
#define pCAN0_MB05_DATA2 ((volatile unsigned short *)CAN0_MB05_DATA2)
|
1202 |
|
|
#define pCAN0_MB05_DATA3 ((volatile unsigned short *)CAN0_MB05_DATA3)
|
1203 |
|
|
#define pCAN0_MB05_LENGTH ((volatile unsigned short *)CAN0_MB05_LENGTH)
|
1204 |
|
|
#define pCAN0_MB05_TIMESTAMP ((volatile unsigned short *)CAN0_MB05_TIMESTAMP)
|
1205 |
|
|
#define pCAN0_MB05_ID0 ((volatile unsigned short *)CAN0_MB05_ID0)
|
1206 |
|
|
#define pCAN0_MB05_ID1 ((volatile unsigned short *)CAN0_MB05_ID1)
|
1207 |
|
|
#define pCAN0_MB06_DATA0 ((volatile unsigned short *)CAN0_MB06_DATA0)
|
1208 |
|
|
#define pCAN0_MB06_DATA1 ((volatile unsigned short *)CAN0_MB06_DATA1)
|
1209 |
|
|
#define pCAN0_MB06_DATA2 ((volatile unsigned short *)CAN0_MB06_DATA2)
|
1210 |
|
|
#define pCAN0_MB06_DATA3 ((volatile unsigned short *)CAN0_MB06_DATA3)
|
1211 |
|
|
#define pCAN0_MB06_LENGTH ((volatile unsigned short *)CAN0_MB06_LENGTH)
|
1212 |
|
|
#define pCAN0_MB06_TIMESTAMP ((volatile unsigned short *)CAN0_MB06_TIMESTAMP)
|
1213 |
|
|
#define pCAN0_MB06_ID0 ((volatile unsigned short *)CAN0_MB06_ID0)
|
1214 |
|
|
#define pCAN0_MB06_ID1 ((volatile unsigned short *)CAN0_MB06_ID1)
|
1215 |
|
|
#define pCAN0_MB07_DATA0 ((volatile unsigned short *)CAN0_MB07_DATA0)
|
1216 |
|
|
#define pCAN0_MB07_DATA1 ((volatile unsigned short *)CAN0_MB07_DATA1)
|
1217 |
|
|
#define pCAN0_MB07_DATA2 ((volatile unsigned short *)CAN0_MB07_DATA2)
|
1218 |
|
|
#define pCAN0_MB07_DATA3 ((volatile unsigned short *)CAN0_MB07_DATA3)
|
1219 |
|
|
#define pCAN0_MB07_LENGTH ((volatile unsigned short *)CAN0_MB07_LENGTH)
|
1220 |
|
|
#define pCAN0_MB07_TIMESTAMP ((volatile unsigned short *)CAN0_MB07_TIMESTAMP)
|
1221 |
|
|
#define pCAN0_MB07_ID0 ((volatile unsigned short *)CAN0_MB07_ID0)
|
1222 |
|
|
#define pCAN0_MB07_ID1 ((volatile unsigned short *)CAN0_MB07_ID1)
|
1223 |
|
|
#define pCAN0_MB08_DATA0 ((volatile unsigned short *)CAN0_MB08_DATA0)
|
1224 |
|
|
#define pCAN0_MB08_DATA1 ((volatile unsigned short *)CAN0_MB08_DATA1)
|
1225 |
|
|
#define pCAN0_MB08_DATA2 ((volatile unsigned short *)CAN0_MB08_DATA2)
|
1226 |
|
|
#define pCAN0_MB08_DATA3 ((volatile unsigned short *)CAN0_MB08_DATA3)
|
1227 |
|
|
#define pCAN0_MB08_LENGTH ((volatile unsigned short *)CAN0_MB08_LENGTH)
|
1228 |
|
|
#define pCAN0_MB08_TIMESTAMP ((volatile unsigned short *)CAN0_MB08_TIMESTAMP)
|
1229 |
|
|
#define pCAN0_MB08_ID0 ((volatile unsigned short *)CAN0_MB08_ID0)
|
1230 |
|
|
#define pCAN0_MB08_ID1 ((volatile unsigned short *)CAN0_MB08_ID1)
|
1231 |
|
|
#define pCAN0_MB09_DATA0 ((volatile unsigned short *)CAN0_MB09_DATA0)
|
1232 |
|
|
#define pCAN0_MB09_DATA1 ((volatile unsigned short *)CAN0_MB09_DATA1)
|
1233 |
|
|
#define pCAN0_MB09_DATA2 ((volatile unsigned short *)CAN0_MB09_DATA2)
|
1234 |
|
|
#define pCAN0_MB09_DATA3 ((volatile unsigned short *)CAN0_MB09_DATA3)
|
1235 |
|
|
#define pCAN0_MB09_LENGTH ((volatile unsigned short *)CAN0_MB09_LENGTH)
|
1236 |
|
|
#define pCAN0_MB09_TIMESTAMP ((volatile unsigned short *)CAN0_MB09_TIMESTAMP)
|
1237 |
|
|
#define pCAN0_MB09_ID0 ((volatile unsigned short *)CAN0_MB09_ID0)
|
1238 |
|
|
#define pCAN0_MB09_ID1 ((volatile unsigned short *)CAN0_MB09_ID1)
|
1239 |
|
|
#define pCAN0_MB10_DATA0 ((volatile unsigned short *)CAN0_MB10_DATA0)
|
1240 |
|
|
#define pCAN0_MB10_DATA1 ((volatile unsigned short *)CAN0_MB10_DATA1)
|
1241 |
|
|
#define pCAN0_MB10_DATA2 ((volatile unsigned short *)CAN0_MB10_DATA2)
|
1242 |
|
|
#define pCAN0_MB10_DATA3 ((volatile unsigned short *)CAN0_MB10_DATA3)
|
1243 |
|
|
#define pCAN0_MB10_LENGTH ((volatile unsigned short *)CAN0_MB10_LENGTH)
|
1244 |
|
|
#define pCAN0_MB10_TIMESTAMP ((volatile unsigned short *)CAN0_MB10_TIMESTAMP)
|
1245 |
|
|
#define pCAN0_MB10_ID0 ((volatile unsigned short *)CAN0_MB10_ID0)
|
1246 |
|
|
#define pCAN0_MB10_ID1 ((volatile unsigned short *)CAN0_MB10_ID1)
|
1247 |
|
|
#define pCAN0_MB11_DATA0 ((volatile unsigned short *)CAN0_MB11_DATA0)
|
1248 |
|
|
#define pCAN0_MB11_DATA1 ((volatile unsigned short *)CAN0_MB11_DATA1)
|
1249 |
|
|
#define pCAN0_MB11_DATA2 ((volatile unsigned short *)CAN0_MB11_DATA2)
|
1250 |
|
|
#define pCAN0_MB11_DATA3 ((volatile unsigned short *)CAN0_MB11_DATA3)
|
1251 |
|
|
#define pCAN0_MB11_LENGTH ((volatile unsigned short *)CAN0_MB11_LENGTH)
|
1252 |
|
|
#define pCAN0_MB11_TIMESTAMP ((volatile unsigned short *)CAN0_MB11_TIMESTAMP)
|
1253 |
|
|
#define pCAN0_MB11_ID0 ((volatile unsigned short *)CAN0_MB11_ID0)
|
1254 |
|
|
#define pCAN0_MB11_ID1 ((volatile unsigned short *)CAN0_MB11_ID1)
|
1255 |
|
|
#define pCAN0_MB12_DATA0 ((volatile unsigned short *)CAN0_MB12_DATA0)
|
1256 |
|
|
#define pCAN0_MB12_DATA1 ((volatile unsigned short *)CAN0_MB12_DATA1)
|
1257 |
|
|
#define pCAN0_MB12_DATA2 ((volatile unsigned short *)CAN0_MB12_DATA2)
|
1258 |
|
|
#define pCAN0_MB12_DATA3 ((volatile unsigned short *)CAN0_MB12_DATA3)
|
1259 |
|
|
#define pCAN0_MB12_LENGTH ((volatile unsigned short *)CAN0_MB12_LENGTH)
|
1260 |
|
|
#define pCAN0_MB12_TIMESTAMP ((volatile unsigned short *)CAN0_MB12_TIMESTAMP)
|
1261 |
|
|
#define pCAN0_MB12_ID0 ((volatile unsigned short *)CAN0_MB12_ID0)
|
1262 |
|
|
#define pCAN0_MB12_ID1 ((volatile unsigned short *)CAN0_MB12_ID1)
|
1263 |
|
|
#define pCAN0_MB13_DATA0 ((volatile unsigned short *)CAN0_MB13_DATA0)
|
1264 |
|
|
#define pCAN0_MB13_DATA1 ((volatile unsigned short *)CAN0_MB13_DATA1)
|
1265 |
|
|
#define pCAN0_MB13_DATA2 ((volatile unsigned short *)CAN0_MB13_DATA2)
|
1266 |
|
|
#define pCAN0_MB13_DATA3 ((volatile unsigned short *)CAN0_MB13_DATA3)
|
1267 |
|
|
#define pCAN0_MB13_LENGTH ((volatile unsigned short *)CAN0_MB13_LENGTH)
|
1268 |
|
|
#define pCAN0_MB13_TIMESTAMP ((volatile unsigned short *)CAN0_MB13_TIMESTAMP)
|
1269 |
|
|
#define pCAN0_MB13_ID0 ((volatile unsigned short *)CAN0_MB13_ID0)
|
1270 |
|
|
#define pCAN0_MB13_ID1 ((volatile unsigned short *)CAN0_MB13_ID1)
|
1271 |
|
|
#define pCAN0_MB14_DATA0 ((volatile unsigned short *)CAN0_MB14_DATA0)
|
1272 |
|
|
#define pCAN0_MB14_DATA1 ((volatile unsigned short *)CAN0_MB14_DATA1)
|
1273 |
|
|
#define pCAN0_MB14_DATA2 ((volatile unsigned short *)CAN0_MB14_DATA2)
|
1274 |
|
|
#define pCAN0_MB14_DATA3 ((volatile unsigned short *)CAN0_MB14_DATA3)
|
1275 |
|
|
#define pCAN0_MB14_LENGTH ((volatile unsigned short *)CAN0_MB14_LENGTH)
|
1276 |
|
|
#define pCAN0_MB14_TIMESTAMP ((volatile unsigned short *)CAN0_MB14_TIMESTAMP)
|
1277 |
|
|
#define pCAN0_MB14_ID0 ((volatile unsigned short *)CAN0_MB14_ID0)
|
1278 |
|
|
#define pCAN0_MB14_ID1 ((volatile unsigned short *)CAN0_MB14_ID1)
|
1279 |
|
|
#define pCAN0_MB15_DATA0 ((volatile unsigned short *)CAN0_MB15_DATA0)
|
1280 |
|
|
#define pCAN0_MB15_DATA1 ((volatile unsigned short *)CAN0_MB15_DATA1)
|
1281 |
|
|
#define pCAN0_MB15_DATA2 ((volatile unsigned short *)CAN0_MB15_DATA2)
|
1282 |
|
|
#define pCAN0_MB15_DATA3 ((volatile unsigned short *)CAN0_MB15_DATA3)
|
1283 |
|
|
#define pCAN0_MB15_LENGTH ((volatile unsigned short *)CAN0_MB15_LENGTH)
|
1284 |
|
|
#define pCAN0_MB15_TIMESTAMP ((volatile unsigned short *)CAN0_MB15_TIMESTAMP)
|
1285 |
|
|
#define pCAN0_MB15_ID0 ((volatile unsigned short *)CAN0_MB15_ID0)
|
1286 |
|
|
#define pCAN0_MB15_ID1 ((volatile unsigned short *)CAN0_MB15_ID1)
|
1287 |
|
|
|
1288 |
|
|
/* CAN Controller 0 Mailbox Data Registers */
|
1289 |
|
|
|
1290 |
|
|
#define pCAN0_MB16_DATA0 ((volatile unsigned short *)CAN0_MB16_DATA0)
|
1291 |
|
|
#define pCAN0_MB16_DATA1 ((volatile unsigned short *)CAN0_MB16_DATA1)
|
1292 |
|
|
#define pCAN0_MB16_DATA2 ((volatile unsigned short *)CAN0_MB16_DATA2)
|
1293 |
|
|
#define pCAN0_MB16_DATA3 ((volatile unsigned short *)CAN0_MB16_DATA3)
|
1294 |
|
|
#define pCAN0_MB16_LENGTH ((volatile unsigned short *)CAN0_MB16_LENGTH)
|
1295 |
|
|
#define pCAN0_MB16_TIMESTAMP ((volatile unsigned short *)CAN0_MB16_TIMESTAMP)
|
1296 |
|
|
#define pCAN0_MB16_ID0 ((volatile unsigned short *)CAN0_MB16_ID0)
|
1297 |
|
|
#define pCAN0_MB16_ID1 ((volatile unsigned short *)CAN0_MB16_ID1)
|
1298 |
|
|
#define pCAN0_MB17_DATA0 ((volatile unsigned short *)CAN0_MB17_DATA0)
|
1299 |
|
|
#define pCAN0_MB17_DATA1 ((volatile unsigned short *)CAN0_MB17_DATA1)
|
1300 |
|
|
#define pCAN0_MB17_DATA2 ((volatile unsigned short *)CAN0_MB17_DATA2)
|
1301 |
|
|
#define pCAN0_MB17_DATA3 ((volatile unsigned short *)CAN0_MB17_DATA3)
|
1302 |
|
|
#define pCAN0_MB17_LENGTH ((volatile unsigned short *)CAN0_MB17_LENGTH)
|
1303 |
|
|
#define pCAN0_MB17_TIMESTAMP ((volatile unsigned short *)CAN0_MB17_TIMESTAMP)
|
1304 |
|
|
#define pCAN0_MB17_ID0 ((volatile unsigned short *)CAN0_MB17_ID0)
|
1305 |
|
|
#define pCAN0_MB17_ID1 ((volatile unsigned short *)CAN0_MB17_ID1)
|
1306 |
|
|
#define pCAN0_MB18_DATA0 ((volatile unsigned short *)CAN0_MB18_DATA0)
|
1307 |
|
|
#define pCAN0_MB18_DATA1 ((volatile unsigned short *)CAN0_MB18_DATA1)
|
1308 |
|
|
#define pCAN0_MB18_DATA2 ((volatile unsigned short *)CAN0_MB18_DATA2)
|
1309 |
|
|
#define pCAN0_MB18_DATA3 ((volatile unsigned short *)CAN0_MB18_DATA3)
|
1310 |
|
|
#define pCAN0_MB18_LENGTH ((volatile unsigned short *)CAN0_MB18_LENGTH)
|
1311 |
|
|
#define pCAN0_MB18_TIMESTAMP ((volatile unsigned short *)CAN0_MB18_TIMESTAMP)
|
1312 |
|
|
#define pCAN0_MB18_ID0 ((volatile unsigned short *)CAN0_MB18_ID0)
|
1313 |
|
|
#define pCAN0_MB18_ID1 ((volatile unsigned short *)CAN0_MB18_ID1)
|
1314 |
|
|
#define pCAN0_MB19_DATA0 ((volatile unsigned short *)CAN0_MB19_DATA0)
|
1315 |
|
|
#define pCAN0_MB19_DATA1 ((volatile unsigned short *)CAN0_MB19_DATA1)
|
1316 |
|
|
#define pCAN0_MB19_DATA2 ((volatile unsigned short *)CAN0_MB19_DATA2)
|
1317 |
|
|
#define pCAN0_MB19_DATA3 ((volatile unsigned short *)CAN0_MB19_DATA3)
|
1318 |
|
|
#define pCAN0_MB19_LENGTH ((volatile unsigned short *)CAN0_MB19_LENGTH)
|
1319 |
|
|
#define pCAN0_MB19_TIMESTAMP ((volatile unsigned short *)CAN0_MB19_TIMESTAMP)
|
1320 |
|
|
#define pCAN0_MB19_ID0 ((volatile unsigned short *)CAN0_MB19_ID0)
|
1321 |
|
|
#define pCAN0_MB19_ID1 ((volatile unsigned short *)CAN0_MB19_ID1)
|
1322 |
|
|
#define pCAN0_MB20_DATA0 ((volatile unsigned short *)CAN0_MB20_DATA0)
|
1323 |
|
|
#define pCAN0_MB20_DATA1 ((volatile unsigned short *)CAN0_MB20_DATA1)
|
1324 |
|
|
#define pCAN0_MB20_DATA2 ((volatile unsigned short *)CAN0_MB20_DATA2)
|
1325 |
|
|
#define pCAN0_MB20_DATA3 ((volatile unsigned short *)CAN0_MB20_DATA3)
|
1326 |
|
|
#define pCAN0_MB20_LENGTH ((volatile unsigned short *)CAN0_MB20_LENGTH)
|
1327 |
|
|
#define pCAN0_MB20_TIMESTAMP ((volatile unsigned short *)CAN0_MB20_TIMESTAMP)
|
1328 |
|
|
#define pCAN0_MB20_ID0 ((volatile unsigned short *)CAN0_MB20_ID0)
|
1329 |
|
|
#define pCAN0_MB20_ID1 ((volatile unsigned short *)CAN0_MB20_ID1)
|
1330 |
|
|
#define pCAN0_MB21_DATA0 ((volatile unsigned short *)CAN0_MB21_DATA0)
|
1331 |
|
|
#define pCAN0_MB21_DATA1 ((volatile unsigned short *)CAN0_MB21_DATA1)
|
1332 |
|
|
#define pCAN0_MB21_DATA2 ((volatile unsigned short *)CAN0_MB21_DATA2)
|
1333 |
|
|
#define pCAN0_MB21_DATA3 ((volatile unsigned short *)CAN0_MB21_DATA3)
|
1334 |
|
|
#define pCAN0_MB21_LENGTH ((volatile unsigned short *)CAN0_MB21_LENGTH)
|
1335 |
|
|
#define pCAN0_MB21_TIMESTAMP ((volatile unsigned short *)CAN0_MB21_TIMESTAMP)
|
1336 |
|
|
#define pCAN0_MB21_ID0 ((volatile unsigned short *)CAN0_MB21_ID0)
|
1337 |
|
|
#define pCAN0_MB21_ID1 ((volatile unsigned short *)CAN0_MB21_ID1)
|
1338 |
|
|
#define pCAN0_MB22_DATA0 ((volatile unsigned short *)CAN0_MB22_DATA0)
|
1339 |
|
|
#define pCAN0_MB22_DATA1 ((volatile unsigned short *)CAN0_MB22_DATA1)
|
1340 |
|
|
#define pCAN0_MB22_DATA2 ((volatile unsigned short *)CAN0_MB22_DATA2)
|
1341 |
|
|
#define pCAN0_MB22_DATA3 ((volatile unsigned short *)CAN0_MB22_DATA3)
|
1342 |
|
|
#define pCAN0_MB22_LENGTH ((volatile unsigned short *)CAN0_MB22_LENGTH)
|
1343 |
|
|
#define pCAN0_MB22_TIMESTAMP ((volatile unsigned short *)CAN0_MB22_TIMESTAMP)
|
1344 |
|
|
#define pCAN0_MB22_ID0 ((volatile unsigned short *)CAN0_MB22_ID0)
|
1345 |
|
|
#define pCAN0_MB22_ID1 ((volatile unsigned short *)CAN0_MB22_ID1)
|
1346 |
|
|
#define pCAN0_MB23_DATA0 ((volatile unsigned short *)CAN0_MB23_DATA0)
|
1347 |
|
|
#define pCAN0_MB23_DATA1 ((volatile unsigned short *)CAN0_MB23_DATA1)
|
1348 |
|
|
#define pCAN0_MB23_DATA2 ((volatile unsigned short *)CAN0_MB23_DATA2)
|
1349 |
|
|
#define pCAN0_MB23_DATA3 ((volatile unsigned short *)CAN0_MB23_DATA3)
|
1350 |
|
|
#define pCAN0_MB23_LENGTH ((volatile unsigned short *)CAN0_MB23_LENGTH)
|
1351 |
|
|
#define pCAN0_MB23_TIMESTAMP ((volatile unsigned short *)CAN0_MB23_TIMESTAMP)
|
1352 |
|
|
#define pCAN0_MB23_ID0 ((volatile unsigned short *)CAN0_MB23_ID0)
|
1353 |
|
|
#define pCAN0_MB23_ID1 ((volatile unsigned short *)CAN0_MB23_ID1)
|
1354 |
|
|
#define pCAN0_MB24_DATA0 ((volatile unsigned short *)CAN0_MB24_DATA0)
|
1355 |
|
|
#define pCAN0_MB24_DATA1 ((volatile unsigned short *)CAN0_MB24_DATA1)
|
1356 |
|
|
#define pCAN0_MB24_DATA2 ((volatile unsigned short *)CAN0_MB24_DATA2)
|
1357 |
|
|
#define pCAN0_MB24_DATA3 ((volatile unsigned short *)CAN0_MB24_DATA3)
|
1358 |
|
|
#define pCAN0_MB24_LENGTH ((volatile unsigned short *)CAN0_MB24_LENGTH)
|
1359 |
|
|
#define pCAN0_MB24_TIMESTAMP ((volatile unsigned short *)CAN0_MB24_TIMESTAMP)
|
1360 |
|
|
#define pCAN0_MB24_ID0 ((volatile unsigned short *)CAN0_MB24_ID0)
|
1361 |
|
|
#define pCAN0_MB24_ID1 ((volatile unsigned short *)CAN0_MB24_ID1)
|
1362 |
|
|
#define pCAN0_MB25_DATA0 ((volatile unsigned short *)CAN0_MB25_DATA0)
|
1363 |
|
|
#define pCAN0_MB25_DATA1 ((volatile unsigned short *)CAN0_MB25_DATA1)
|
1364 |
|
|
#define pCAN0_MB25_DATA2 ((volatile unsigned short *)CAN0_MB25_DATA2)
|
1365 |
|
|
#define pCAN0_MB25_DATA3 ((volatile unsigned short *)CAN0_MB25_DATA3)
|
1366 |
|
|
#define pCAN0_MB25_LENGTH ((volatile unsigned short *)CAN0_MB25_LENGTH)
|
1367 |
|
|
#define pCAN0_MB25_TIMESTAMP ((volatile unsigned short *)CAN0_MB25_TIMESTAMP)
|
1368 |
|
|
#define pCAN0_MB25_ID0 ((volatile unsigned short *)CAN0_MB25_ID0)
|
1369 |
|
|
#define pCAN0_MB25_ID1 ((volatile unsigned short *)CAN0_MB25_ID1)
|
1370 |
|
|
#define pCAN0_MB26_DATA0 ((volatile unsigned short *)CAN0_MB26_DATA0)
|
1371 |
|
|
#define pCAN0_MB26_DATA1 ((volatile unsigned short *)CAN0_MB26_DATA1)
|
1372 |
|
|
#define pCAN0_MB26_DATA2 ((volatile unsigned short *)CAN0_MB26_DATA2)
|
1373 |
|
|
#define pCAN0_MB26_DATA3 ((volatile unsigned short *)CAN0_MB26_DATA3)
|
1374 |
|
|
#define pCAN0_MB26_LENGTH ((volatile unsigned short *)CAN0_MB26_LENGTH)
|
1375 |
|
|
#define pCAN0_MB26_TIMESTAMP ((volatile unsigned short *)CAN0_MB26_TIMESTAMP)
|
1376 |
|
|
#define pCAN0_MB26_ID0 ((volatile unsigned short *)CAN0_MB26_ID0)
|
1377 |
|
|
#define pCAN0_MB26_ID1 ((volatile unsigned short *)CAN0_MB26_ID1)
|
1378 |
|
|
#define pCAN0_MB27_DATA0 ((volatile unsigned short *)CAN0_MB27_DATA0)
|
1379 |
|
|
#define pCAN0_MB27_DATA1 ((volatile unsigned short *)CAN0_MB27_DATA1)
|
1380 |
|
|
#define pCAN0_MB27_DATA2 ((volatile unsigned short *)CAN0_MB27_DATA2)
|
1381 |
|
|
#define pCAN0_MB27_DATA3 ((volatile unsigned short *)CAN0_MB27_DATA3)
|
1382 |
|
|
#define pCAN0_MB27_LENGTH ((volatile unsigned short *)CAN0_MB27_LENGTH)
|
1383 |
|
|
#define pCAN0_MB27_TIMESTAMP ((volatile unsigned short *)CAN0_MB27_TIMESTAMP)
|
1384 |
|
|
#define pCAN0_MB27_ID0 ((volatile unsigned short *)CAN0_MB27_ID0)
|
1385 |
|
|
#define pCAN0_MB27_ID1 ((volatile unsigned short *)CAN0_MB27_ID1)
|
1386 |
|
|
#define pCAN0_MB28_DATA0 ((volatile unsigned short *)CAN0_MB28_DATA0)
|
1387 |
|
|
#define pCAN0_MB28_DATA1 ((volatile unsigned short *)CAN0_MB28_DATA1)
|
1388 |
|
|
#define pCAN0_MB28_DATA2 ((volatile unsigned short *)CAN0_MB28_DATA2)
|
1389 |
|
|
#define pCAN0_MB28_DATA3 ((volatile unsigned short *)CAN0_MB28_DATA3)
|
1390 |
|
|
#define pCAN0_MB28_LENGTH ((volatile unsigned short *)CAN0_MB28_LENGTH)
|
1391 |
|
|
#define pCAN0_MB28_TIMESTAMP ((volatile unsigned short *)CAN0_MB28_TIMESTAMP)
|
1392 |
|
|
#define pCAN0_MB28_ID0 ((volatile unsigned short *)CAN0_MB28_ID0)
|
1393 |
|
|
#define pCAN0_MB28_ID1 ((volatile unsigned short *)CAN0_MB28_ID1)
|
1394 |
|
|
#define pCAN0_MB29_DATA0 ((volatile unsigned short *)CAN0_MB29_DATA0)
|
1395 |
|
|
#define pCAN0_MB29_DATA1 ((volatile unsigned short *)CAN0_MB29_DATA1)
|
1396 |
|
|
#define pCAN0_MB29_DATA2 ((volatile unsigned short *)CAN0_MB29_DATA2)
|
1397 |
|
|
#define pCAN0_MB29_DATA3 ((volatile unsigned short *)CAN0_MB29_DATA3)
|
1398 |
|
|
#define pCAN0_MB29_LENGTH ((volatile unsigned short *)CAN0_MB29_LENGTH)
|
1399 |
|
|
#define pCAN0_MB29_TIMESTAMP ((volatile unsigned short *)CAN0_MB29_TIMESTAMP)
|
1400 |
|
|
#define pCAN0_MB29_ID0 ((volatile unsigned short *)CAN0_MB29_ID0)
|
1401 |
|
|
#define pCAN0_MB29_ID1 ((volatile unsigned short *)CAN0_MB29_ID1)
|
1402 |
|
|
#define pCAN0_MB30_DATA0 ((volatile unsigned short *)CAN0_MB30_DATA0)
|
1403 |
|
|
#define pCAN0_MB30_DATA1 ((volatile unsigned short *)CAN0_MB30_DATA1)
|
1404 |
|
|
#define pCAN0_MB30_DATA2 ((volatile unsigned short *)CAN0_MB30_DATA2)
|
1405 |
|
|
#define pCAN0_MB30_DATA3 ((volatile unsigned short *)CAN0_MB30_DATA3)
|
1406 |
|
|
#define pCAN0_MB30_LENGTH ((volatile unsigned short *)CAN0_MB30_LENGTH)
|
1407 |
|
|
#define pCAN0_MB30_TIMESTAMP ((volatile unsigned short *)CAN0_MB30_TIMESTAMP)
|
1408 |
|
|
#define pCAN0_MB30_ID0 ((volatile unsigned short *)CAN0_MB30_ID0)
|
1409 |
|
|
#define pCAN0_MB30_ID1 ((volatile unsigned short *)CAN0_MB30_ID1)
|
1410 |
|
|
#define pCAN0_MB31_DATA0 ((volatile unsigned short *)CAN0_MB31_DATA0)
|
1411 |
|
|
#define pCAN0_MB31_DATA1 ((volatile unsigned short *)CAN0_MB31_DATA1)
|
1412 |
|
|
#define pCAN0_MB31_DATA2 ((volatile unsigned short *)CAN0_MB31_DATA2)
|
1413 |
|
|
#define pCAN0_MB31_DATA3 ((volatile unsigned short *)CAN0_MB31_DATA3)
|
1414 |
|
|
#define pCAN0_MB31_LENGTH ((volatile unsigned short *)CAN0_MB31_LENGTH)
|
1415 |
|
|
#define pCAN0_MB31_TIMESTAMP ((volatile unsigned short *)CAN0_MB31_TIMESTAMP)
|
1416 |
|
|
#define pCAN0_MB31_ID0 ((volatile unsigned short *)CAN0_MB31_ID0)
|
1417 |
|
|
#define pCAN0_MB31_ID1 ((volatile unsigned short *)CAN0_MB31_ID1)
|
1418 |
|
|
|
1419 |
|
|
/* UART3 Registers */
|
1420 |
|
|
|
1421 |
|
|
#define pUART3_DLL ((volatile unsigned short *)UART3_DLL)
|
1422 |
|
|
#define pUART3_DLH ((volatile unsigned short *)UART3_DLH)
|
1423 |
|
|
#define pUART3_GCTL ((volatile unsigned short *)UART3_GCTL)
|
1424 |
|
|
#define pUART3_LCR ((volatile unsigned short *)UART3_LCR)
|
1425 |
|
|
#define pUART3_MCR ((volatile unsigned short *)UART3_MCR)
|
1426 |
|
|
#define pUART3_LSR ((volatile unsigned short *)UART3_LSR)
|
1427 |
|
|
#define pUART3_MSR ((volatile unsigned short *)UART3_MSR)
|
1428 |
|
|
#define pUART3_SCR ((volatile unsigned short *)UART3_SCR)
|
1429 |
|
|
#define pUART3_IER_SET ((volatile unsigned short *)UART3_IER_SET)
|
1430 |
|
|
#define pUART3_IER_CLEAR ((volatile unsigned short *)UART3_IER_CLEAR)
|
1431 |
|
|
#define pUART3_THR ((volatile unsigned short *)UART3_THR)
|
1432 |
|
|
#define pUART3_RBR ((volatile unsigned short *)UART3_RBR)
|
1433 |
|
|
|
1434 |
|
|
/* NFC Registers */
|
1435 |
|
|
|
1436 |
|
|
#define pNFC_CTL ((volatile unsigned short *)NFC_CTL)
|
1437 |
|
|
#define pNFC_STAT ((volatile unsigned short *)NFC_STAT)
|
1438 |
|
|
#define pNFC_IRQSTAT ((volatile unsigned short *)NFC_IRQSTAT)
|
1439 |
|
|
#define pNFC_IRQMASK ((volatile unsigned short *)NFC_IRQMASK)
|
1440 |
|
|
#define pNFC_ECC0 ((volatile unsigned short *)NFC_ECC0)
|
1441 |
|
|
#define pNFC_ECC1 ((volatile unsigned short *)NFC_ECC1)
|
1442 |
|
|
#define pNFC_ECC2 ((volatile unsigned short *)NFC_ECC2)
|
1443 |
|
|
#define pNFC_ECC3 ((volatile unsigned short *)NFC_ECC3)
|
1444 |
|
|
#define pNFC_COUNT ((volatile unsigned short *)NFC_COUNT)
|
1445 |
|
|
#define pNFC_RST ((volatile unsigned short *)NFC_RST)
|
1446 |
|
|
#define pNFC_PGCTL ((volatile unsigned short *)NFC_PGCTL)
|
1447 |
|
|
#define pNFC_READ ((volatile unsigned short *)NFC_READ)
|
1448 |
|
|
#define pNFC_ADDR ((volatile unsigned short *)NFC_ADDR)
|
1449 |
|
|
#define pNFC_CMD ((volatile unsigned short *)NFC_CMD)
|
1450 |
|
|
#define pNFC_DATA_WR ((volatile unsigned short *)NFC_DATA_WR)
|
1451 |
|
|
#define pNFC_DATA_RD ((volatile unsigned short *)NFC_DATA_RD)
|
1452 |
|
|
|
1453 |
|
|
/* Counter Registers */
|
1454 |
|
|
|
1455 |
|
|
#define pCNT_CONFIG ((volatile unsigned short *)CNT_CONFIG)
|
1456 |
|
|
#define pCNT_IMASK ((volatile unsigned short *)CNT_IMASK)
|
1457 |
|
|
#define pCNT_STATUS ((volatile unsigned short *)CNT_STATUS)
|
1458 |
|
|
#define pCNT_COMMAND ((volatile unsigned short *)CNT_COMMAND)
|
1459 |
|
|
#define pCNT_DEBOUNCE ((volatile unsigned short *)CNT_DEBOUNCE)
|
1460 |
|
|
#define pCNT_COUNTER ((volatile unsigned long *)CNT_COUNTER)
|
1461 |
|
|
#define pCNT_MAX ((volatile unsigned long *)CNT_MAX)
|
1462 |
|
|
#define pCNT_MIN ((volatile unsigned long *)CNT_MIN)
|
1463 |
|
|
|
1464 |
|
|
/* OTP/FUSE Registers */
|
1465 |
|
|
|
1466 |
|
|
#define pOTP_CONTROL ((volatile unsigned short *)OTP_CONTROL)
|
1467 |
|
|
#define pOTP_BEN ((volatile unsigned short *)OTP_BEN)
|
1468 |
|
|
#define pOTP_STATUS ((volatile unsigned short *)OTP_STATUS)
|
1469 |
|
|
#define pOTP_TIMING ((volatile unsigned long *)OTP_TIMING)
|
1470 |
|
|
|
1471 |
|
|
/* Security Registers */
|
1472 |
|
|
|
1473 |
|
|
#define pSECURE_SYSSWT ((volatile unsigned long *)SECURE_SYSSWT)
|
1474 |
|
|
#define pSECURE_CONTROL ((volatile unsigned short *)SECURE_CONTROL)
|
1475 |
|
|
#define pSECURE_STATUS ((volatile unsigned short *)SECURE_STATUS)
|
1476 |
|
|
|
1477 |
|
|
/* DMA Peripheral Mux Register */
|
1478 |
|
|
|
1479 |
|
|
#define pDMAC1_PERIMUX ((volatile unsigned short *)DMAC1_PERIMUX)
|
1480 |
|
|
|
1481 |
|
|
/* OTP Read/Write Data Buffer Registers */
|
1482 |
|
|
|
1483 |
|
|
#define pOTP_DATA0 ((volatile unsigned long *)OTP_DATA0)
|
1484 |
|
|
#define pOTP_DATA1 ((volatile unsigned long *)OTP_DATA1)
|
1485 |
|
|
#define pOTP_DATA2 ((volatile unsigned long *)OTP_DATA2)
|
1486 |
|
|
#define pOTP_DATA3 ((volatile unsigned long *)OTP_DATA3)
|
1487 |
|
|
|
1488 |
|
|
/* Handshake MDMA 0 Registers */
|
1489 |
|
|
|
1490 |
|
|
#define pHMDMA0_CONTROL ((volatile unsigned short *)HMDMA0_CONTROL)
|
1491 |
|
|
#define pHMDMA0_ECINIT ((volatile unsigned short *)HMDMA0_ECINIT)
|
1492 |
|
|
#define pHMDMA0_BCINIT ((volatile unsigned short *)HMDMA0_BCINIT)
|
1493 |
|
|
#define pHMDMA0_ECURGENT ((volatile unsigned short *)HMDMA0_ECURGENT)
|
1494 |
|
|
#define pHMDMA0_ECOVERFLOW ((volatile unsigned short *)HMDMA0_ECOVERFLOW)
|
1495 |
|
|
#define pHMDMA0_ECOUNT ((volatile unsigned short *)HMDMA0_ECOUNT)
|
1496 |
|
|
#define pHMDMA0_BCOUNT ((volatile unsigned short *)HMDMA0_BCOUNT)
|
1497 |
|
|
|
1498 |
|
|
/* Handshake MDMA 1 Registers */
|
1499 |
|
|
|
1500 |
|
|
#define pHMDMA1_CONTROL ((volatile unsigned short *)HMDMA1_CONTROL)
|
1501 |
|
|
#define pHMDMA1_ECINIT ((volatile unsigned short *)HMDMA1_ECINIT)
|
1502 |
|
|
#define pHMDMA1_BCINIT ((volatile unsigned short *)HMDMA1_BCINIT)
|
1503 |
|
|
#define pHMDMA1_ECURGENT ((volatile unsigned short *)HMDMA1_ECURGENT)
|
1504 |
|
|
#define pHMDMA1_ECOVERFLOW ((volatile unsigned short *)HMDMA1_ECOVERFLOW)
|
1505 |
|
|
#define pHMDMA1_ECOUNT ((volatile unsigned short *)HMDMA1_ECOUNT)
|
1506 |
|
|
#define pHMDMA1_BCOUNT ((volatile unsigned short *)HMDMA1_BCOUNT)
|
1507 |
|
|
|
1508 |
|
|
/* legacy definitions */
|
1509 |
|
|
#define pEBIU_AMCBCTL0 pEBIU_AMBCTL0
|
1510 |
|
|
#define pEBIU_AMCBCTL1 pEBIU_AMBCTL1
|
1511 |
|
|
#define pPINT0_IRQ pPINT0_REQUEST
|
1512 |
|
|
#define pPINT1_IRQ pPINT1_REQUEST
|
1513 |
|
|
#define pPINT2_IRQ pPINT2_REQUEST
|
1514 |
|
|
#define pPINT3_IRQ pPINT3_REQUEST
|
1515 |
|
|
|
1516 |
|
|
#endif /* _CDEF_BF54X_H */
|
1517 |
|
|
|