| 1 |
148 |
jeremybenn |
/*
|
| 2 |
|
|
* The authors hereby grant permission to use, copy, modify, distribute,
|
| 3 |
|
|
* and license this software and its documentation for any purpose, provided
|
| 4 |
|
|
* that existing copyright notices are retained in all copies and that this
|
| 5 |
|
|
* notice is included verbatim in any distributions. No written agreement,
|
| 6 |
|
|
* license, or royalty fee is required for any of the authorized uses.
|
| 7 |
|
|
* Modifications to this software may be copyrighted by their authors
|
| 8 |
|
|
* and need not follow the licensing terms described here, provided that
|
| 9 |
|
|
* the new terms are clearly indicated on the first page of each file where
|
| 10 |
|
|
* they apply.
|
| 11 |
|
|
*/
|
| 12 |
|
|
|
| 13 |
|
|
/*
|
| 14 |
|
|
** Copyright (C) 2008 Analog Devices, Inc.
|
| 15 |
|
|
**
|
| 16 |
|
|
************************************************************************************
|
| 17 |
|
|
**
|
| 18 |
|
|
** This include file contains a list of macro "defines" to enable the programmer
|
| 19 |
|
|
** to use symbolic names for register-access and bit-manipulation.
|
| 20 |
|
|
**
|
| 21 |
|
|
**/
|
| 22 |
|
|
#ifndef _DEF_BF527_H
|
| 23 |
|
|
#define _DEF_BF527_H
|
| 24 |
|
|
|
| 25 |
|
|
/* Include all Core registers and bit definitions */
|
| 26 |
|
|
#include <def_LPBlackfin.h>
|
| 27 |
|
|
|
| 28 |
|
|
/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF527 */
|
| 29 |
|
|
|
| 30 |
|
|
/* Include defBF52x_base.h for the set of #defines that are common to all ADSP-BF52x processors */
|
| 31 |
|
|
#include <defBF52x_base.h>
|
| 32 |
|
|
|
| 33 |
|
|
/* The following are the #defines needed by ADSP-BF527 that are not in the common header */
|
| 34 |
|
|
/* 10/100 Ethernet Controller (0xFFC03000 - 0xFFC031FF) */
|
| 35 |
|
|
|
| 36 |
|
|
#define EMAC_OPMODE 0xFFC03000 /* Operating Mode Register */
|
| 37 |
|
|
#define EMAC_ADDRLO 0xFFC03004 /* Address Low (32 LSBs) Register */
|
| 38 |
|
|
#define EMAC_ADDRHI 0xFFC03008 /* Address High (16 MSBs) Register */
|
| 39 |
|
|
#define EMAC_HASHLO 0xFFC0300C /* Multicast Hash Table Low (Bins 31-0) Register */
|
| 40 |
|
|
#define EMAC_HASHHI 0xFFC03010 /* Multicast Hash Table High (Bins 63-32) Register */
|
| 41 |
|
|
#define EMAC_STAADD 0xFFC03014 /* Station Management Address Register */
|
| 42 |
|
|
#define EMAC_STADAT 0xFFC03018 /* Station Management Data Register */
|
| 43 |
|
|
#define EMAC_FLC 0xFFC0301C /* Flow Control Register */
|
| 44 |
|
|
#define EMAC_VLAN1 0xFFC03020 /* VLAN1 Tag Register */
|
| 45 |
|
|
#define EMAC_VLAN2 0xFFC03024 /* VLAN2 Tag Register */
|
| 46 |
|
|
#define EMAC_WKUP_CTL 0xFFC0302C /* Wake-Up Control/Status Register */
|
| 47 |
|
|
#define EMAC_WKUP_FFMSK0 0xFFC03030 /* Wake-Up Frame Filter 0 Byte Mask Register */
|
| 48 |
|
|
#define EMAC_WKUP_FFMSK1 0xFFC03034 /* Wake-Up Frame Filter 1 Byte Mask Register */
|
| 49 |
|
|
#define EMAC_WKUP_FFMSK2 0xFFC03038 /* Wake-Up Frame Filter 2 Byte Mask Register */
|
| 50 |
|
|
#define EMAC_WKUP_FFMSK3 0xFFC0303C /* Wake-Up Frame Filter 3 Byte Mask Register */
|
| 51 |
|
|
#define EMAC_WKUP_FFCMD 0xFFC03040 /* Wake-Up Frame Filter Commands Register */
|
| 52 |
|
|
#define EMAC_WKUP_FFOFF 0xFFC03044 /* Wake-Up Frame Filter Offsets Register */
|
| 53 |
|
|
#define EMAC_WKUP_FFCRC0 0xFFC03048 /* Wake-Up Frame Filter 0,1 CRC-16 Register */
|
| 54 |
|
|
#define EMAC_WKUP_FFCRC1 0xFFC0304C /* Wake-Up Frame Filter 2,3 CRC-16 Register */
|
| 55 |
|
|
|
| 56 |
|
|
#define EMAC_SYSCTL 0xFFC03060 /* EMAC System Control Register */
|
| 57 |
|
|
#define EMAC_SYSTAT 0xFFC03064 /* EMAC System Status Register */
|
| 58 |
|
|
#define EMAC_RX_STAT 0xFFC03068 /* RX Current Frame Status Register */
|
| 59 |
|
|
#define EMAC_RX_STKY 0xFFC0306C /* RX Sticky Frame Status Register */
|
| 60 |
|
|
#define EMAC_RX_IRQE 0xFFC03070 /* RX Frame Status Interrupt Enables Register */
|
| 61 |
|
|
#define EMAC_TX_STAT 0xFFC03074 /* TX Current Frame Status Register */
|
| 62 |
|
|
#define EMAC_TX_STKY 0xFFC03078 /* TX Sticky Frame Status Register */
|
| 63 |
|
|
#define EMAC_TX_IRQE 0xFFC0307C /* TX Frame Status Interrupt Enables Register */
|
| 64 |
|
|
|
| 65 |
|
|
#define EMAC_MMC_CTL 0xFFC03080 /* MMC Counter Control Register */
|
| 66 |
|
|
#define EMAC_MMC_RIRQS 0xFFC03084 /* MMC RX Interrupt Status Register */
|
| 67 |
|
|
#define EMAC_MMC_RIRQE 0xFFC03088 /* MMC RX Interrupt Enables Register */
|
| 68 |
|
|
#define EMAC_MMC_TIRQS 0xFFC0308C /* MMC TX Interrupt Status Register */
|
| 69 |
|
|
#define EMAC_MMC_TIRQE 0xFFC03090 /* MMC TX Interrupt Enables Register */
|
| 70 |
|
|
|
| 71 |
|
|
#define EMAC_RXC_OK 0xFFC03100 /* RX Frame Successful Count */
|
| 72 |
|
|
#define EMAC_RXC_FCS 0xFFC03104 /* RX Frame FCS Failure Count */
|
| 73 |
|
|
#define EMAC_RXC_ALIGN 0xFFC03108 /* RX Alignment Error Count */
|
| 74 |
|
|
#define EMAC_RXC_OCTET 0xFFC0310C /* RX Octets Successfully Received Count */
|
| 75 |
|
|
#define EMAC_RXC_DMAOVF 0xFFC03110 /* Internal MAC Sublayer Error RX Frame Count */
|
| 76 |
|
|
#define EMAC_RXC_UNICST 0xFFC03114 /* Unicast RX Frame Count */
|
| 77 |
|
|
#define EMAC_RXC_MULTI 0xFFC03118 /* Multicast RX Frame Count */
|
| 78 |
|
|
#define EMAC_RXC_BROAD 0xFFC0311C /* Broadcast RX Frame Count */
|
| 79 |
|
|
#define EMAC_RXC_LNERRI 0xFFC03120 /* RX Frame In Range Error Count */
|
| 80 |
|
|
#define EMAC_RXC_LNERRO 0xFFC03124 /* RX Frame Out Of Range Error Count */
|
| 81 |
|
|
#define EMAC_RXC_LONG 0xFFC03128 /* RX Frame Too Long Count */
|
| 82 |
|
|
#define EMAC_RXC_MACCTL 0xFFC0312C /* MAC Control RX Frame Count */
|
| 83 |
|
|
#define EMAC_RXC_OPCODE 0xFFC03130 /* Unsupported Op-Code RX Frame Count */
|
| 84 |
|
|
#define EMAC_RXC_PAUSE 0xFFC03134 /* MAC Control Pause RX Frame Count */
|
| 85 |
|
|
#define EMAC_RXC_ALLFRM 0xFFC03138 /* Overall RX Frame Count */
|
| 86 |
|
|
#define EMAC_RXC_ALLOCT 0xFFC0313C /* Overall RX Octet Count */
|
| 87 |
|
|
#define EMAC_RXC_TYPED 0xFFC03140 /* Type/Length Consistent RX Frame Count */
|
| 88 |
|
|
#define EMAC_RXC_SHORT 0xFFC03144 /* RX Frame Fragment Count - Byte Count x < 64 */
|
| 89 |
|
|
#define EMAC_RXC_EQ64 0xFFC03148 /* Good RX Frame Count - Byte Count x = 64 */
|
| 90 |
|
|
#define EMAC_RXC_LT128 0xFFC0314C /* Good RX Frame Count - Byte Count 64 < x < 128 */
|
| 91 |
|
|
#define EMAC_RXC_LT256 0xFFC03150 /* Good RX Frame Count - Byte Count 128 <= x < 256 */
|
| 92 |
|
|
#define EMAC_RXC_LT512 0xFFC03154 /* Good RX Frame Count - Byte Count 256 <= x < 512 */
|
| 93 |
|
|
#define EMAC_RXC_LT1024 0xFFC03158 /* Good RX Frame Count - Byte Count 512 <= x < 1024 */
|
| 94 |
|
|
#define EMAC_RXC_GE1024 0xFFC0315C /* Good RX Frame Count - Byte Count x >= 1024 */
|
| 95 |
|
|
|
| 96 |
|
|
#define EMAC_TXC_OK 0xFFC03180 /* TX Frame Successful Count */
|
| 97 |
|
|
#define EMAC_TXC_1COL 0xFFC03184 /* TX Frames Successful After Single Collision Count */
|
| 98 |
|
|
#define EMAC_TXC_GT1COL 0xFFC03188 /* TX Frames Successful After Multiple Collisions Count */
|
| 99 |
|
|
#define EMAC_TXC_OCTET 0xFFC0318C /* TX Octets Successfully Received Count */
|
| 100 |
|
|
#define EMAC_TXC_DEFER 0xFFC03190 /* TX Frame Delayed Due To Busy Count */
|
| 101 |
|
|
#define EMAC_TXC_LATECL 0xFFC03194 /* Late TX Collisions Count */
|
| 102 |
|
|
#define EMAC_TXC_XS_COL 0xFFC03198 /* TX Frame Failed Due To Excessive Collisions Count */
|
| 103 |
|
|
#define EMAC_TXC_DMAUND 0xFFC0319C /* Internal MAC Sublayer Error TX Frame Count */
|
| 104 |
|
|
#define EMAC_TXC_CRSERR 0xFFC031A0 /* Carrier Sense Deasserted During TX Frame Count */
|
| 105 |
|
|
#define EMAC_TXC_UNICST 0xFFC031A4 /* Unicast TX Frame Count */
|
| 106 |
|
|
#define EMAC_TXC_MULTI 0xFFC031A8 /* Multicast TX Frame Count */
|
| 107 |
|
|
#define EMAC_TXC_BROAD 0xFFC031AC /* Broadcast TX Frame Count */
|
| 108 |
|
|
#define EMAC_TXC_XS_DFR 0xFFC031B0 /* TX Frames With Excessive Deferral Count */
|
| 109 |
|
|
#define EMAC_TXC_MACCTL 0xFFC031B4 /* MAC Control TX Frame Count */
|
| 110 |
|
|
#define EMAC_TXC_ALLFRM 0xFFC031B8 /* Overall TX Frame Count */
|
| 111 |
|
|
#define EMAC_TXC_ALLOCT 0xFFC031BC /* Overall TX Octet Count */
|
| 112 |
|
|
#define EMAC_TXC_EQ64 0xFFC031C0 /* Good TX Frame Count - Byte Count x = 64 */
|
| 113 |
|
|
#define EMAC_TXC_LT128 0xFFC031C4 /* Good TX Frame Count - Byte Count 64 < x < 128 */
|
| 114 |
|
|
#define EMAC_TXC_LT256 0xFFC031C8 /* Good TX Frame Count - Byte Count 128 <= x < 256 */
|
| 115 |
|
|
#define EMAC_TXC_LT512 0xFFC031CC /* Good TX Frame Count - Byte Count 256 <= x < 512 */
|
| 116 |
|
|
#define EMAC_TXC_LT1024 0xFFC031D0 /* Good TX Frame Count - Byte Count 512 <= x < 1024 */
|
| 117 |
|
|
#define EMAC_TXC_GE1024 0xFFC031D4 /* Good TX Frame Count - Byte Count x >= 1024 */
|
| 118 |
|
|
#define EMAC_TXC_ABORT 0xFFC031D8 /* Total TX Frames Aborted Count */
|
| 119 |
|
|
|
| 120 |
|
|
/* Listing for IEEE-Supported Count Registers */
|
| 121 |
|
|
|
| 122 |
|
|
#define FramesReceivedOK EMAC_RXC_OK /* RX Frame Successful Count */
|
| 123 |
|
|
#define FrameCheckSequenceErrors EMAC_RXC_FCS /* RX Frame FCS Failure Count */
|
| 124 |
|
|
#define AlignmentErrors EMAC_RXC_ALIGN /* RX Alignment Error Count */
|
| 125 |
|
|
#define OctetsReceivedOK EMAC_RXC_OCTET /* RX Octets Successfully Received Count */
|
| 126 |
|
|
#define FramesLostDueToIntMACRcvError EMAC_RXC_DMAOVF /* Internal MAC Sublayer Error RX Frame Count */
|
| 127 |
|
|
#define UnicastFramesReceivedOK EMAC_RXC_UNICST /* Unicast RX Frame Count */
|
| 128 |
|
|
#define MulticastFramesReceivedOK EMAC_RXC_MULTI /* Multicast RX Frame Count */
|
| 129 |
|
|
#define BroadcastFramesReceivedOK EMAC_RXC_BROAD /* Broadcast RX Frame Count */
|
| 130 |
|
|
#define InRangeLengthErrors EMAC_RXC_LNERRI /* RX Frame In Range Error Count */
|
| 131 |
|
|
#define OutOfRangeLengthField EMAC_RXC_LNERRO /* RX Frame Out Of Range Error Count */
|
| 132 |
|
|
#define FrameTooLongErrors EMAC_RXC_LONG /* RX Frame Too Long Count */
|
| 133 |
|
|
#define MACControlFramesReceived EMAC_RXC_MACCTL /* MAC Control RX Frame Count */
|
| 134 |
|
|
#define UnsupportedOpcodesReceived EMAC_RXC_OPCODE /* Unsupported Op-Code RX Frame Count */
|
| 135 |
|
|
#define PAUSEMACCtrlFramesReceived EMAC_RXC_PAUSE /* MAC Control Pause RX Frame Count */
|
| 136 |
|
|
#define FramesReceivedAll EMAC_RXC_ALLFRM /* Overall RX Frame Count */
|
| 137 |
|
|
#define OctetsReceivedAll EMAC_RXC_ALLOCT /* Overall RX Octet Count */
|
| 138 |
|
|
#define TypedFramesReceived EMAC_RXC_TYPED /* Type/Length Consistent RX Frame Count */
|
| 139 |
|
|
#define FramesLenLt64Received EMAC_RXC_SHORT /* RX Frame Fragment Count - Byte Count x < 64 */
|
| 140 |
|
|
#define FramesLenEq64Received EMAC_RXC_EQ64 /* Good RX Frame Count - Byte Count x = 64 */
|
| 141 |
|
|
#define FramesLen65_127Received EMAC_RXC_LT128 /* Good RX Frame Count - Byte Count 64 < x < 128 */
|
| 142 |
|
|
#define FramesLen128_255Received EMAC_RXC_LT256 /* Good RX Frame Count - Byte Count 128 <= x < 256 */
|
| 143 |
|
|
#define FramesLen256_511Received EMAC_RXC_LT512 /* Good RX Frame Count - Byte Count 256 <= x < 512 */
|
| 144 |
|
|
#define FramesLen512_1023Received EMAC_RXC_LT1024 /* Good RX Frame Count - Byte Count 512 <= x < 1024 */
|
| 145 |
|
|
#define FramesLen1024_MaxReceived EMAC_RXC_GE1024 /* Good RX Frame Count - Byte Count x >= 1024 */
|
| 146 |
|
|
|
| 147 |
|
|
#define FramesTransmittedOK EMAC_TXC_OK /* TX Frame Successful Count */
|
| 148 |
|
|
#define SingleCollisionFrames EMAC_TXC_1COL /* TX Frames Successful After Single Collision Count */
|
| 149 |
|
|
#define MultipleCollisionFrames EMAC_TXC_GT1COL /* TX Frames Successful After Multiple Collisions Count */
|
| 150 |
|
|
#define OctetsTransmittedOK EMAC_TXC_OCTET /* TX Octets Successfully Received Count */
|
| 151 |
|
|
#define FramesWithDeferredXmissions EMAC_TXC_DEFER /* TX Frame Delayed Due To Busy Count */
|
| 152 |
|
|
#define LateCollisions EMAC_TXC_LATECL /* Late TX Collisions Count */
|
| 153 |
|
|
#define FramesAbortedDueToXSColls EMAC_TXC_XS_COL /* TX Frame Failed Due To Excessive Collisions Count */
|
| 154 |
|
|
#define FramesLostDueToIntMacXmitError EMAC_TXC_DMAUND /* Internal MAC Sublayer Error TX Frame Count */
|
| 155 |
|
|
#define CarrierSenseErrors EMAC_TXC_CRSERR /* Carrier Sense Deasserted During TX Frame Count */
|
| 156 |
|
|
#define UnicastFramesXmittedOK EMAC_TXC_UNICST /* Unicast TX Frame Count */
|
| 157 |
|
|
#define MulticastFramesXmittedOK EMAC_TXC_MULTI /* Multicast TX Frame Count */
|
| 158 |
|
|
#define BroadcastFramesXmittedOK EMAC_TXC_BROAD /* Broadcast TX Frame Count */
|
| 159 |
|
|
#define FramesWithExcessiveDeferral EMAC_TXC_XS_DFR /* TX Frames With Excessive Deferral Count */
|
| 160 |
|
|
#define MACControlFramesTransmitted EMAC_TXC_MACCTL /* MAC Control TX Frame Count */
|
| 161 |
|
|
#define FramesTransmittedAll EMAC_TXC_ALLFRM /* Overall TX Frame Count */
|
| 162 |
|
|
#define OctetsTransmittedAll EMAC_TXC_ALLOCT /* Overall TX Octet Count */
|
| 163 |
|
|
#define FramesLenEq64Transmitted EMAC_TXC_EQ64 /* Good TX Frame Count - Byte Count x = 64 */
|
| 164 |
|
|
#define FramesLen65_127Transmitted EMAC_TXC_LT128 /* Good TX Frame Count - Byte Count 64 < x < 128 */
|
| 165 |
|
|
#define FramesLen128_255Transmitted EMAC_TXC_LT256 /* Good TX Frame Count - Byte Count 128 <= x < 256 */
|
| 166 |
|
|
#define FramesLen256_511Transmitted EMAC_TXC_LT512 /* Good TX Frame Count - Byte Count 256 <= x < 512 */
|
| 167 |
|
|
#define FramesLen512_1023Transmitted EMAC_TXC_LT1024 /* Good TX Frame Count - Byte Count 512 <= x < 1024 */
|
| 168 |
|
|
#define FramesLen1024_MaxTransmitted EMAC_TXC_GE1024 /* Good TX Frame Count - Byte Count x >= 1024 */
|
| 169 |
|
|
#define TxAbortedFrames EMAC_TXC_ABORT /* Total TX Frames Aborted Count */
|
| 170 |
|
|
|
| 171 |
|
|
/***********************************************************************************
|
| 172 |
|
|
** System MMR Register Bits And Macros
|
| 173 |
|
|
**
|
| 174 |
|
|
** Disclaimer: All macros are intended to make C and Assembly code more readable.
|
| 175 |
|
|
** Use these macros carefully, as any that do left shifts for field
|
| 176 |
|
|
** depositing will result in the lower order bits being destroyed. Any
|
| 177 |
|
|
** macro that shifts left to properly position the bit-field should be
|
| 178 |
|
|
** used as part of an OR to initialize a register and NOT as a dynamic
|
| 179 |
|
|
** modifier UNLESS the lower order bits are saved and ORed back in when
|
| 180 |
|
|
** the macro is used.
|
| 181 |
|
|
*************************************************************************************/
|
| 182 |
|
|
|
| 183 |
|
|
/************************ ETHERNET 10/100 CONTROLLER MASKS ************************/
|
| 184 |
|
|
|
| 185 |
|
|
/* EMAC_OPMODE Masks */
|
| 186 |
|
|
|
| 187 |
|
|
#define RE 0x00000001 /* Receiver Enable */
|
| 188 |
|
|
#define ASTP 0x00000002 /* Enable Automatic Pad Stripping On RX Frames */
|
| 189 |
|
|
#define HU 0x00000010 /* Hash Filter Unicast Address */
|
| 190 |
|
|
#define HM 0x00000020 /* Hash Filter Multicast Address */
|
| 191 |
|
|
#define PAM 0x00000040 /* Pass-All-Multicast Mode Enable */
|
| 192 |
|
|
#define PR 0x00000080 /* Promiscuous Mode Enable */
|
| 193 |
|
|
#define IFE 0x00000100 /* Inverse Filtering Enable */
|
| 194 |
|
|
#define DBF 0x00000200 /* Disable Broadcast Frame Reception */
|
| 195 |
|
|
#define PBF 0x00000400 /* Pass Bad Frames Enable */
|
| 196 |
|
|
#define PSF 0x00000800 /* Pass Short Frames Enable */
|
| 197 |
|
|
#define RAF 0x00001000 /* Receive-All Mode */
|
| 198 |
|
|
#define TE 0x00010000 /* Transmitter Enable */
|
| 199 |
|
|
#define DTXPAD 0x00020000 /* Disable Automatic TX Padding */
|
| 200 |
|
|
#define DTXCRC 0x00040000 /* Disable Automatic TX CRC Generation */
|
| 201 |
|
|
#define DC 0x00080000 /* Deferral Check */
|
| 202 |
|
|
#define BOLMT 0x00300000 /* Back-Off Limit */
|
| 203 |
|
|
#define BOLMT_10 0x00000000 /* 10-bit range */
|
| 204 |
|
|
#define BOLMT_8 0x00100000 /* 8-bit range */
|
| 205 |
|
|
#define BOLMT_4 0x00200000 /* 4-bit range */
|
| 206 |
|
|
#define BOLMT_1 0x00300000 /* 1-bit range */
|
| 207 |
|
|
#define DRTY 0x00400000 /* Disable TX Retry On Collision */
|
| 208 |
|
|
#define LCTRE 0x00800000 /* Enable TX Retry On Late Collision */
|
| 209 |
|
|
#define RMII 0x01000000 /* RMII/MII* Mode */
|
| 210 |
|
|
#define RMII_10 0x02000000 /* Speed Select for RMII Port (10MBit/100MBit*) */
|
| 211 |
|
|
#define FDMODE 0x04000000 /* Duplex Mode Enable (Full/Half*) */
|
| 212 |
|
|
#define LB 0x08000000 /* Internal Loopback Enable */
|
| 213 |
|
|
#define DRO 0x10000000 /* Disable Receive Own Frames (Half-Duplex Mode) */
|
| 214 |
|
|
|
| 215 |
|
|
/* EMAC_STAADD Masks */
|
| 216 |
|
|
|
| 217 |
|
|
#define STABUSY 0x00000001 /* Initiate Station Mgt Reg Access / STA Busy Stat */
|
| 218 |
|
|
#define STAOP 0x00000002 /* Station Management Operation Code (Write/Read*) */
|
| 219 |
|
|
#define STADISPRE 0x00000004 /* Disable Preamble Generation */
|
| 220 |
|
|
#define STAIE 0x00000008 /* Station Mgt. Transfer Done Interrupt Enable */
|
| 221 |
|
|
#define REGAD 0x000007C0 /* STA Register Address */
|
| 222 |
|
|
#define PHYAD 0x0000F800 /* PHY Device Address */
|
| 223 |
|
|
|
| 224 |
|
|
#define SET_REGAD(x) (((x)&0x1F)<< 6 ) /* Set STA Register Address */
|
| 225 |
|
|
#define SET_PHYAD(x) (((x)&0x1F)<< 11 ) /* Set PHY Device Address */
|
| 226 |
|
|
|
| 227 |
|
|
/* EMAC_STADAT Mask */
|
| 228 |
|
|
|
| 229 |
|
|
#define STADATA 0x0000FFFF /* Station Management Data */
|
| 230 |
|
|
|
| 231 |
|
|
/* EMAC_FLC Masks */
|
| 232 |
|
|
|
| 233 |
|
|
#define FLCBUSY 0x00000001 /* Send Flow Ctrl Frame / Flow Ctrl Busy Status */
|
| 234 |
|
|
#define FLCE 0x00000002 /* Flow Control Enable */
|
| 235 |
|
|
#define PCF 0x00000004 /* Pass Control Frames */
|
| 236 |
|
|
#define BKPRSEN 0x00000008 /* Enable Backpressure */
|
| 237 |
|
|
#define FLCPAUSE 0xFFFF0000 /* Pause Time */
|
| 238 |
|
|
|
| 239 |
|
|
#define SET_FLCPAUSE(x) (((x)&0xFFFF)<< 16) /* Set Pause Time */
|
| 240 |
|
|
|
| 241 |
|
|
/* EMAC_WKUP_CTL Masks */
|
| 242 |
|
|
|
| 243 |
|
|
#define CAPWKFRM 0x00000001 /* Capture Wake-Up Frames */
|
| 244 |
|
|
#define MPKE 0x00000002 /* Magic Packet Enable */
|
| 245 |
|
|
#define RWKE 0x00000004 /* Remote Wake-Up Frame Enable */
|
| 246 |
|
|
#define GUWKE 0x00000008 /* Global Unicast Wake Enable */
|
| 247 |
|
|
#define MPKS 0x00000020 /* Magic Packet Received Status */
|
| 248 |
|
|
#define RWKS 0x00000F00 /* Wake-Up Frame Received Status, Filters 3:0 */
|
| 249 |
|
|
|
| 250 |
|
|
/* EMAC_WKUP_FFCMD Masks */
|
| 251 |
|
|
|
| 252 |
|
|
#define WF0_E 0x00000001 /* Enable Wake-Up Filter 0 */
|
| 253 |
|
|
#define WF0_T 0x00000008 /* Wake-Up Filter 0 Addr Type (Multicast/Unicast*) */
|
| 254 |
|
|
#define WF1_E 0x00000100 /* Enable Wake-Up Filter 1 */
|
| 255 |
|
|
#define WF1_T 0x00000800 /* Wake-Up Filter 1 Addr Type (Multicast/Unicast*) */
|
| 256 |
|
|
#define WF2_E 0x00010000 /* Enable Wake-Up Filter 2 */
|
| 257 |
|
|
#define WF2_T 0x00080000 /* Wake-Up Filter 2 Addr Type (Multicast/Unicast*) */
|
| 258 |
|
|
#define WF3_E 0x01000000 /* Enable Wake-Up Filter 3 */
|
| 259 |
|
|
#define WF3_T 0x08000000 /* Wake-Up Filter 3 Addr Type (Multicast/Unicast*) */
|
| 260 |
|
|
|
| 261 |
|
|
/* EMAC_WKUP_FFOFF Masks */
|
| 262 |
|
|
|
| 263 |
|
|
#define WF0_OFF 0x000000FF /* Wake-Up Filter 0 Pattern Offset */
|
| 264 |
|
|
#define WF1_OFF 0x0000FF00 /* Wake-Up Filter 1 Pattern Offset */
|
| 265 |
|
|
#define WF2_OFF 0x00FF0000 /* Wake-Up Filter 2 Pattern Offset */
|
| 266 |
|
|
#define WF3_OFF 0xFF000000 /* Wake-Up Filter 3 Pattern Offset */
|
| 267 |
|
|
|
| 268 |
|
|
#define SET_WF0_OFF(x) (((x)&0xFF)<< 0 ) /* Set Wake-Up Filter 0 Byte Offset */
|
| 269 |
|
|
#define SET_WF1_OFF(x) (((x)&0xFF)<< 8 ) /* Set Wake-Up Filter 1 Byte Offset */
|
| 270 |
|
|
#define SET_WF2_OFF(x) (((x)&0xFF)<< 16 ) /* Set Wake-Up Filter 2 Byte Offset */
|
| 271 |
|
|
#define SET_WF3_OFF(x) (((x)&0xFF)<< 24 ) /* Set Wake-Up Filter 3 Byte Offset */
|
| 272 |
|
|
/* Set ALL Offsets */
|
| 273 |
|
|
#define SET_WF_OFFS(x0,x1,x2,x3) (SET_WF0_OFF((x0))|SET_WF1_OFF((x1))|SET_WF2_OFF((x2))|SET_WF3_OFF((x3)))
|
| 274 |
|
|
|
| 275 |
|
|
/* EMAC_WKUP_FFCRC0 Masks */
|
| 276 |
|
|
|
| 277 |
|
|
#define WF0_CRC 0x0000FFFF /* Wake-Up Filter 0 Pattern CRC */
|
| 278 |
|
|
#define WF1_CRC 0xFFFF0000 /* Wake-Up Filter 1 Pattern CRC */
|
| 279 |
|
|
|
| 280 |
|
|
#define SET_WF0_CRC(x) (((x)&0xFFFF)<< 0 ) /* Set Wake-Up Filter 0 Target CRC */
|
| 281 |
|
|
#define SET_WF1_CRC(x) (((x)&0xFFFF)<< 16 ) /* Set Wake-Up Filter 1 Target CRC */
|
| 282 |
|
|
|
| 283 |
|
|
/* EMAC_WKUP_FFCRC1 Masks */
|
| 284 |
|
|
|
| 285 |
|
|
#define WF2_CRC 0x0000FFFF /* Wake-Up Filter 2 Pattern CRC */
|
| 286 |
|
|
#define WF3_CRC 0xFFFF0000 /* Wake-Up Filter 3 Pattern CRC */
|
| 287 |
|
|
|
| 288 |
|
|
#define SET_WF2_CRC(x) (((x)&0xFFFF)<< 0 ) /* Set Wake-Up Filter 2 Target CRC */
|
| 289 |
|
|
#define SET_WF3_CRC(x) (((x)&0xFFFF)<< 16 ) /* Set Wake-Up Filter 3 Target CRC */
|
| 290 |
|
|
|
| 291 |
|
|
/* EMAC_SYSCTL Masks */
|
| 292 |
|
|
|
| 293 |
|
|
#define PHYIE 0x00000001 /* PHY_INT Interrupt Enable */
|
| 294 |
|
|
#define RXDWA 0x00000002 /* Receive Frame DMA Word Alignment (Odd/Even*) */
|
| 295 |
|
|
#define RXCKS 0x00000004 /* Enable RX Frame TCP/UDP Checksum Computation */
|
| 296 |
|
|
#define MDCDIV 0x00003F00 /* SCLK:MDC Clock Divisor [MDC=SCLK/(2*(N+1))] */
|
| 297 |
|
|
|
| 298 |
|
|
#define SET_MDCDIV(x) (((x)&0x3F)<< 8) /* Set MDC Clock Divisor */
|
| 299 |
|
|
|
| 300 |
|
|
/* EMAC_SYSTAT Masks */
|
| 301 |
|
|
|
| 302 |
|
|
#define PHYINT 0x00000001 /* PHY_INT Interrupt Status */
|
| 303 |
|
|
#define MMCINT 0x00000002 /* MMC Counter Interrupt Status */
|
| 304 |
|
|
#define RXFSINT 0x00000004 /* RX Frame-Status Interrupt Status */
|
| 305 |
|
|
#define TXFSINT 0x00000008 /* TX Frame-Status Interrupt Status */
|
| 306 |
|
|
#define WAKEDET 0x00000010 /* Wake-Up Detected Status */
|
| 307 |
|
|
#define RXDMAERR 0x00000020 /* RX DMA Direction Error Status */
|
| 308 |
|
|
#define TXDMAERR 0x00000040 /* TX DMA Direction Error Status */
|
| 309 |
|
|
#define STMDONE 0x00000080 /* Station Mgt. Transfer Done Interrupt Status */
|
| 310 |
|
|
|
| 311 |
|
|
/* EMAC_RX_STAT, EMAC_RX_STKY, and EMAC_RX_IRQE Masks */
|
| 312 |
|
|
|
| 313 |
|
|
#define RX_FRLEN 0x000007FF /* Frame Length In Bytes */
|
| 314 |
|
|
#define RX_COMP 0x00001000 /* RX Frame Complete */
|
| 315 |
|
|
#define RX_OK 0x00002000 /* RX Frame Received With No Errors */
|
| 316 |
|
|
#define RX_LONG 0x00004000 /* RX Frame Too Long Error */
|
| 317 |
|
|
#define RX_ALIGN 0x00008000 /* RX Frame Alignment Error */
|
| 318 |
|
|
#define RX_CRC 0x00010000 /* RX Frame CRC Error */
|
| 319 |
|
|
#define RX_LEN 0x00020000 /* RX Frame Length Error */
|
| 320 |
|
|
#define RX_FRAG 0x00040000 /* RX Frame Fragment Error */
|
| 321 |
|
|
#define RX_ADDR 0x00080000 /* RX Frame Address Filter Failed Error */
|
| 322 |
|
|
#define RX_DMAO 0x00100000 /* RX Frame DMA Overrun Error */
|
| 323 |
|
|
#define RX_PHY 0x00200000 /* RX Frame PHY Error */
|
| 324 |
|
|
#define RX_LATE 0x00400000 /* RX Frame Late Collision Error */
|
| 325 |
|
|
#define RX_RANGE 0x00800000 /* RX Frame Length Field Out of Range Error */
|
| 326 |
|
|
#define RX_MULTI 0x01000000 /* RX Multicast Frame Indicator */
|
| 327 |
|
|
#define RX_BROAD 0x02000000 /* RX Broadcast Frame Indicator */
|
| 328 |
|
|
#define RX_CTL 0x04000000 /* RX Control Frame Indicator */
|
| 329 |
|
|
#define RX_UCTL 0x08000000 /* Unsupported RX Control Frame Indicator */
|
| 330 |
|
|
#define RX_TYPE 0x10000000 /* RX Typed Frame Indicator */
|
| 331 |
|
|
#define RX_VLAN1 0x20000000 /* RX VLAN1 Frame Indicator */
|
| 332 |
|
|
#define RX_VLAN2 0x40000000 /* RX VLAN2 Frame Indicator */
|
| 333 |
|
|
#define RX_ACCEPT 0x80000000 /* RX Frame Accepted Indicator */
|
| 334 |
|
|
|
| 335 |
|
|
/* EMAC_TX_STAT, EMAC_TX_STKY, and EMAC_TX_IRQE Masks */
|
| 336 |
|
|
|
| 337 |
|
|
#define TX_COMP 0x00000001 /* TX Frame Complete */
|
| 338 |
|
|
#define TX_OK 0x00000002 /* TX Frame Sent With No Errors */
|
| 339 |
|
|
#define TX_ECOLL 0x00000004 /* TX Frame Excessive Collision Error */
|
| 340 |
|
|
#define TX_LATE 0x00000008 /* TX Frame Late Collision Error */
|
| 341 |
|
|
#define TX_DMAU 0x00000010 /* TX Frame DMA Underrun Error (STAT) */
|
| 342 |
|
|
#define TX_MACE 0x00000010 /* Internal MAC Error Detected (STKY and IRQE) */
|
| 343 |
|
|
#define TX_EDEFER 0x00000020 /* TX Frame Excessive Deferral Error */
|
| 344 |
|
|
#define TX_BROAD 0x00000040 /* TX Broadcast Frame Indicator */
|
| 345 |
|
|
#define TX_MULTI 0x00000080 /* TX Multicast Frame Indicator */
|
| 346 |
|
|
#define TX_CCNT 0x00000F00 /* TX Frame Collision Count */
|
| 347 |
|
|
#define TX_DEFER 0x00001000 /* TX Frame Deferred Indicator */
|
| 348 |
|
|
#define TX_CRS 0x00002000 /* TX Frame Carrier Sense Not Asserted Error */
|
| 349 |
|
|
#define TX_LOSS 0x00004000 /* TX Frame Carrier Lost During TX Error */
|
| 350 |
|
|
#define TX_RETRY 0x00008000 /* TX Frame Successful After Retry */
|
| 351 |
|
|
#define TX_FRLEN 0x07FF0000 /* TX Frame Length (Bytes) */
|
| 352 |
|
|
|
| 353 |
|
|
/* EMAC_MMC_CTL Masks */
|
| 354 |
|
|
#define RSTC 0x00000001 /* Reset All Counters */
|
| 355 |
|
|
#define CROLL 0x00000002 /* Counter Roll-Over Enable */
|
| 356 |
|
|
#define CCOR 0x00000004 /* Counter Clear-On-Read Mode Enable */
|
| 357 |
|
|
#define MMCE 0x00000008 /* Enable MMC Counter Operation */
|
| 358 |
|
|
|
| 359 |
|
|
/* EMAC_MMC_RIRQS and EMAC_MMC_RIRQE Masks */
|
| 360 |
|
|
#define RX_OK_CNT 0x00000001 /* RX Frames Received With No Errors */
|
| 361 |
|
|
#define RX_FCS_CNT 0x00000002 /* RX Frames W/Frame Check Sequence Errors */
|
| 362 |
|
|
#define RX_ALIGN_CNT 0x00000004 /* RX Frames With Alignment Errors */
|
| 363 |
|
|
#define RX_OCTET_CNT 0x00000008 /* RX Octets Received OK */
|
| 364 |
|
|
#define RX_LOST_CNT 0x00000010 /* RX Frames Lost Due To Internal MAC RX Error */
|
| 365 |
|
|
#define RX_UNI_CNT 0x00000020 /* Unicast RX Frames Received OK */
|
| 366 |
|
|
#define RX_MULTI_CNT 0x00000040 /* Multicast RX Frames Received OK */
|
| 367 |
|
|
#define RX_BROAD_CNT 0x00000080 /* Broadcast RX Frames Received OK */
|
| 368 |
|
|
#define RX_IRL_CNT 0x00000100 /* RX Frames With In-Range Length Errors */
|
| 369 |
|
|
#define RX_ORL_CNT 0x00000200 /* RX Frames With Out-Of-Range Length Errors */
|
| 370 |
|
|
#define RX_LONG_CNT 0x00000400 /* RX Frames With Frame Too Long Errors */
|
| 371 |
|
|
#define RX_MACCTL_CNT 0x00000800 /* MAC Control RX Frames Received */
|
| 372 |
|
|
#define RX_OPCODE_CTL 0x00001000 /* Unsupported Op-Code RX Frames Received */
|
| 373 |
|
|
#define RX_PAUSE_CNT 0x00002000 /* PAUSEMAC Control RX Frames Received */
|
| 374 |
|
|
#define RX_ALLF_CNT 0x00004000 /* All RX Frames Received */
|
| 375 |
|
|
#define RX_ALLO_CNT 0x00008000 /* All RX Octets Received */
|
| 376 |
|
|
#define RX_TYPED_CNT 0x00010000 /* Typed RX Frames Received */
|
| 377 |
|
|
#define RX_SHORT_CNT 0x00020000 /* RX Frame Fragments (< 64 Bytes) Received */
|
| 378 |
|
|
#define RX_EQ64_CNT 0x00040000 /* 64-Byte RX Frames Received */
|
| 379 |
|
|
#define RX_LT128_CNT 0x00080000 /* 65-127-Byte RX Frames Received */
|
| 380 |
|
|
#define RX_LT256_CNT 0x00100000 /* 128-255-Byte RX Frames Received */
|
| 381 |
|
|
#define RX_LT512_CNT 0x00200000 /* 256-511-Byte RX Frames Received */
|
| 382 |
|
|
#define RX_LT1024_CNT 0x00400000 /* 512-1023-Byte RX Frames Received */
|
| 383 |
|
|
#define RX_GE1024_CNT 0x00800000 /* 1024-Max-Byte RX Frames Received */
|
| 384 |
|
|
|
| 385 |
|
|
/* EMAC_MMC_TIRQS and EMAC_MMC_TIRQE Masks */
|
| 386 |
|
|
|
| 387 |
|
|
#define TX_OK_CNT 0x00000001 /* TX Frames Sent OK */
|
| 388 |
|
|
#define TX_SCOLL_CNT 0x00000002 /* TX Frames With Single Collisions */
|
| 389 |
|
|
#define TX_MCOLL_CNT 0x00000004 /* TX Frames With Multiple Collisions */
|
| 390 |
|
|
#define TX_OCTET_CNT 0x00000008 /* TX Octets Sent OK */
|
| 391 |
|
|
#define TX_DEFER_CNT 0x00000010 /* TX Frames With Deferred Transmission */
|
| 392 |
|
|
#define TX_LATE_CNT 0x00000020 /* TX Frames With Late Collisions */
|
| 393 |
|
|
#define TX_ABORTC_CNT 0x00000040 /* TX Frames Aborted Due To Excess Collisions */
|
| 394 |
|
|
#define TX_LOST_CNT 0x00000080 /* TX Frames Lost Due To Internal MAC TX Error */
|
| 395 |
|
|
#define TX_CRS_CNT 0x00000100 /* TX Frames With Carrier Sense Errors */
|
| 396 |
|
|
#define TX_UNI_CNT 0x00000200 /* Unicast TX Frames Sent */
|
| 397 |
|
|
#define TX_MULTI_CNT 0x00000400 /* Multicast TX Frames Sent */
|
| 398 |
|
|
#define TX_BROAD_CNT 0x00000800 /* Broadcast TX Frames Sent */
|
| 399 |
|
|
#define TX_EXDEF_CTL 0x00001000 /* TX Frames With Excessive Deferral */
|
| 400 |
|
|
#define TX_MACCTL_CNT 0x00002000 /* MAC Control TX Frames Sent */
|
| 401 |
|
|
#define TX_ALLF_CNT 0x00004000 /* All TX Frames Sent */
|
| 402 |
|
|
#define TX_ALLO_CNT 0x00008000 /* All TX Octets Sent */
|
| 403 |
|
|
#define TX_EQ64_CNT 0x00010000 /* 64-Byte TX Frames Sent */
|
| 404 |
|
|
#define TX_LT128_CNT 0x00020000 /* 65-127-Byte TX Frames Sent */
|
| 405 |
|
|
#define TX_LT256_CNT 0x00040000 /* 128-255-Byte TX Frames Sent */
|
| 406 |
|
|
#define TX_LT512_CNT 0x00080000 /* 256-511-Byte TX Frames Sent */
|
| 407 |
|
|
#define TX_LT1024_CNT 0x00100000 /* 512-1023-Byte TX Frames Sent */
|
| 408 |
|
|
#define TX_GE1024_CNT 0x00200000 /* 1024-Max-Byte TX Frames Sent */
|
| 409 |
|
|
#define TX_ABORT_CNT 0x00400000 /* TX Frames Aborted */
|
| 410 |
|
|
|
| 411 |
|
|
/* USB Control Registers */
|
| 412 |
|
|
|
| 413 |
|
|
#define USB_FADDR 0xffc03800 /* Function address register */
|
| 414 |
|
|
#define USB_POWER 0xffc03804 /* Power management register */
|
| 415 |
|
|
#define USB_INTRTX 0xffc03808 /* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */
|
| 416 |
|
|
#define USB_INTRRX 0xffc0380c /* Interrupt register for Rx endpoints 1 to 7 */
|
| 417 |
|
|
#define USB_INTRTXE 0xffc03810 /* Interrupt enable register for IntrTx */
|
| 418 |
|
|
#define USB_INTRRXE 0xffc03814 /* Interrupt enable register for IntrRx */
|
| 419 |
|
|
#define USB_INTRUSB 0xffc03818 /* Interrupt register for common USB interrupts */
|
| 420 |
|
|
#define USB_INTRUSBE 0xffc0381c /* Interrupt enable register for IntrUSB */
|
| 421 |
|
|
#define USB_FRAME 0xffc03820 /* USB frame number */
|
| 422 |
|
|
#define USB_INDEX 0xffc03824 /* Index register for selecting the indexed endpoint registers */
|
| 423 |
|
|
#define USB_TESTMODE 0xffc03828 /* Enabled USB 20 test modes */
|
| 424 |
|
|
#define USB_GLOBINTR 0xffc0382c /* Global Interrupt Mask register and Wakeup Exception Interrupt */
|
| 425 |
|
|
#define USB_GLOBAL_CTL 0xffc03830 /* Global Clock Control for the core */
|
| 426 |
|
|
|
| 427 |
|
|
/* USB Packet Control Registers */
|
| 428 |
|
|
|
| 429 |
|
|
#define USB_TX_MAX_PACKET 0xffc03840 /* Maximum packet size for Host Tx endpoint */
|
| 430 |
|
|
#define USB_CSR0 0xffc03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
|
| 431 |
|
|
#define USB_TXCSR 0xffc03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
|
| 432 |
|
|
#define USB_RX_MAX_PACKET 0xffc03848 /* Maximum packet size for Host Rx endpoint */
|
| 433 |
|
|
#define USB_RXCSR 0xffc0384c /* Control Status register for Host Rx endpoint */
|
| 434 |
|
|
#define USB_COUNT0 0xffc03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
|
| 435 |
|
|
#define USB_RXCOUNT 0xffc03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
|
| 436 |
|
|
#define USB_TXTYPE 0xffc03854 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */
|
| 437 |
|
|
#define USB_NAKLIMIT0 0xffc03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
|
| 438 |
|
|
#define USB_TXINTERVAL 0xffc03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
|
| 439 |
|
|
#define USB_RXTYPE 0xffc0385c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */
|
| 440 |
|
|
#define USB_RXINTERVAL 0xffc03860 /* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */
|
| 441 |
|
|
#define USB_TXCOUNT 0xffc03868 /* Number of bytes to be written to the selected endpoint Tx FIFO */
|
| 442 |
|
|
|
| 443 |
|
|
/* USB Endpoint FIFO Registers */
|
| 444 |
|
|
|
| 445 |
|
|
#define USB_EP0_FIFO 0xffc03880 /* Endpoint 0 FIFO */
|
| 446 |
|
|
#define USB_EP1_FIFO 0xffc03888 /* Endpoint 1 FIFO */
|
| 447 |
|
|
#define USB_EP2_FIFO 0xffc03890 /* Endpoint 2 FIFO */
|
| 448 |
|
|
#define USB_EP3_FIFO 0xffc03898 /* Endpoint 3 FIFO */
|
| 449 |
|
|
#define USB_EP4_FIFO 0xffc038a0 /* Endpoint 4 FIFO */
|
| 450 |
|
|
#define USB_EP5_FIFO 0xffc038a8 /* Endpoint 5 FIFO */
|
| 451 |
|
|
#define USB_EP6_FIFO 0xffc038b0 /* Endpoint 6 FIFO */
|
| 452 |
|
|
#define USB_EP7_FIFO 0xffc038b8 /* Endpoint 7 FIFO */
|
| 453 |
|
|
|
| 454 |
|
|
/* USB OTG Control Registers */
|
| 455 |
|
|
|
| 456 |
|
|
#define USB_OTG_DEV_CTL 0xffc03900 /* OTG Device Control Register */
|
| 457 |
|
|
#define USB_OTG_VBUS_IRQ 0xffc03904 /* OTG VBUS Control Interrupts */
|
| 458 |
|
|
#define USB_OTG_VBUS_MASK 0xffc03908 /* VBUS Control Interrupt Enable */
|
| 459 |
|
|
|
| 460 |
|
|
/* USB Phy Control Registers */
|
| 461 |
|
|
|
| 462 |
|
|
#define USB_LINKINFO 0xffc03948 /* Enables programming of some PHY-side delays */
|
| 463 |
|
|
#define USB_VPLEN 0xffc0394c /* Determines duration of VBUS pulse for VBUS charging */
|
| 464 |
|
|
#define USB_HS_EOF1 0xffc03950 /* Time buffer for High-Speed transactions */
|
| 465 |
|
|
#define USB_FS_EOF1 0xffc03954 /* Time buffer for Full-Speed transactions */
|
| 466 |
|
|
#define USB_LS_EOF1 0xffc03958 /* Time buffer for Low-Speed transactions */
|
| 467 |
|
|
|
| 468 |
|
|
/* (APHY_CNTRL is for ADI usage only) */
|
| 469 |
|
|
|
| 470 |
|
|
#define USB_APHY_CNTRL 0xffc039e0 /* Register that increases visibility of Analog PHY */
|
| 471 |
|
|
|
| 472 |
|
|
/* (APHY_CALIB is for ADI usage only) */
|
| 473 |
|
|
|
| 474 |
|
|
#define USB_APHY_CALIB 0xffc039e4 /* Register used to set some calibration values */
|
| 475 |
|
|
|
| 476 |
|
|
#define USB_APHY_CNTRL2 0xffc039e8 /* Register used to prevent re-enumeration once Moab goes into hibernate mode */
|
| 477 |
|
|
|
| 478 |
|
|
/* (PHY_TEST is for ADI usage only) */
|
| 479 |
|
|
|
| 480 |
|
|
#define USB_PHY_TEST 0xffc039ec /* Used for reducing simulation time and simplifies FIFO testability */
|
| 481 |
|
|
|
| 482 |
|
|
#define USB_PLLOSC_CTRL 0xffc039f0 /* Used to program different parameters for USB PLL and Oscillator */
|
| 483 |
|
|
#define USB_SRP_CLKDIV 0xffc039f4 /* Used to program clock divide value for the clock fed to the SRP detection logic */
|
| 484 |
|
|
|
| 485 |
|
|
/* USB Endpoint 0 Control Registers */
|
| 486 |
|
|
|
| 487 |
|
|
#define USB_EP_NI0_TXMAXP 0xffc03a00 /* Maximum packet size for Host Tx endpoint0 */
|
| 488 |
|
|
#define USB_EP_NI0_TXCSR 0xffc03a04 /* Control Status register for endpoint 0 */
|
| 489 |
|
|
#define USB_EP_NI0_RXMAXP 0xffc03a08 /* Maximum packet size for Host Rx endpoint0 */
|
| 490 |
|
|
#define USB_EP_NI0_RXCSR 0xffc03a0c /* Control Status register for Host Rx endpoint0 */
|
| 491 |
|
|
#define USB_EP_NI0_RXCOUNT 0xffc03a10 /* Number of bytes received in endpoint 0 FIFO */
|
| 492 |
|
|
#define USB_EP_NI0_TXTYPE 0xffc03a14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */
|
| 493 |
|
|
#define USB_EP_NI0_TXINTERVAL 0xffc03a18 /* Sets the NAK response timeout on Endpoint 0 */
|
| 494 |
|
|
#define USB_EP_NI0_RXTYPE 0xffc03a1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */
|
| 495 |
|
|
#define USB_EP_NI0_RXINTERVAL 0xffc03a20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */
|
| 496 |
|
|
#define USB_EP_NI0_TXCOUNT 0xffc03a28 /* Number of bytes to be written to the endpoint0 Tx FIFO */
|
| 497 |
|
|
|
| 498 |
|
|
/* USB Endpoint 1 Control Registers */
|
| 499 |
|
|
|
| 500 |
|
|
#define USB_EP_NI1_TXMAXP 0xffc03a40 /* Maximum packet size for Host Tx endpoint1 */
|
| 501 |
|
|
#define USB_EP_NI1_TXCSR 0xffc03a44 /* Control Status register for endpoint1 */
|
| 502 |
|
|
#define USB_EP_NI1_RXMAXP 0xffc03a48 /* Maximum packet size for Host Rx endpoint1 */
|
| 503 |
|
|
#define USB_EP_NI1_RXCSR 0xffc03a4c /* Control Status register for Host Rx endpoint1 */
|
| 504 |
|
|
#define USB_EP_NI1_RXCOUNT 0xffc03a50 /* Number of bytes received in endpoint1 FIFO */
|
| 505 |
|
|
#define USB_EP_NI1_TXTYPE 0xffc03a54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */
|
| 506 |
|
|
#define USB_EP_NI1_TXINTERVAL 0xffc03a58 /* Sets the NAK response timeout on Endpoint1 */
|
| 507 |
|
|
#define USB_EP_NI1_RXTYPE 0xffc03a5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */
|
| 508 |
|
|
#define USB_EP_NI1_RXINTERVAL 0xffc03a60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */
|
| 509 |
|
|
#define USB_EP_NI1_TXCOUNT 0xffc03a68 /* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */
|
| 510 |
|
|
|
| 511 |
|
|
/* USB Endpoint 2 Control Registers */
|
| 512 |
|
|
|
| 513 |
|
|
#define USB_EP_NI2_TXMAXP 0xffc03a80 /* Maximum packet size for Host Tx endpoint2 */
|
| 514 |
|
|
#define USB_EP_NI2_TXCSR 0xffc03a84 /* Control Status register for endpoint2 */
|
| 515 |
|
|
#define USB_EP_NI2_RXMAXP 0xffc03a88 /* Maximum packet size for Host Rx endpoint2 */
|
| 516 |
|
|
#define USB_EP_NI2_RXCSR 0xffc03a8c /* Control Status register for Host Rx endpoint2 */
|
| 517 |
|
|
#define USB_EP_NI2_RXCOUNT 0xffc03a90 /* Number of bytes received in endpoint2 FIFO */
|
| 518 |
|
|
#define USB_EP_NI2_TXTYPE 0xffc03a94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */
|
| 519 |
|
|
#define USB_EP_NI2_TXINTERVAL 0xffc03a98 /* Sets the NAK response timeout on Endpoint2 */
|
| 520 |
|
|
#define USB_EP_NI2_RXTYPE 0xffc03a9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */
|
| 521 |
|
|
#define USB_EP_NI2_RXINTERVAL 0xffc03aa0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */
|
| 522 |
|
|
#define USB_EP_NI2_TXCOUNT 0xffc03aa8 /* Number of bytes to be written to the endpoint2 Tx FIFO */
|
| 523 |
|
|
|
| 524 |
|
|
/* USB Endpoint 3 Control Registers */
|
| 525 |
|
|
|
| 526 |
|
|
#define USB_EP_NI3_TXMAXP 0xffc03ac0 /* Maximum packet size for Host Tx endpoint3 */
|
| 527 |
|
|
#define USB_EP_NI3_TXCSR 0xffc03ac4 /* Control Status register for endpoint3 */
|
| 528 |
|
|
#define USB_EP_NI3_RXMAXP 0xffc03ac8 /* Maximum packet size for Host Rx endpoint3 */
|
| 529 |
|
|
#define USB_EP_NI3_RXCSR 0xffc03acc /* Control Status register for Host Rx endpoint3 */
|
| 530 |
|
|
#define USB_EP_NI3_RXCOUNT 0xffc03ad0 /* Number of bytes received in endpoint3 FIFO */
|
| 531 |
|
|
#define USB_EP_NI3_TXTYPE 0xffc03ad4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */
|
| 532 |
|
|
#define USB_EP_NI3_TXINTERVAL 0xffc03ad8 /* Sets the NAK response timeout on Endpoint3 */
|
| 533 |
|
|
#define USB_EP_NI3_RXTYPE 0xffc03adc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */
|
| 534 |
|
|
#define USB_EP_NI3_RXINTERVAL 0xffc03ae0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */
|
| 535 |
|
|
#define USB_EP_NI3_TXCOUNT 0xffc03ae8 /* Number of bytes to be written to the H124endpoint3 Tx FIFO */
|
| 536 |
|
|
|
| 537 |
|
|
/* USB Endpoint 4 Control Registers */
|
| 538 |
|
|
|
| 539 |
|
|
#define USB_EP_NI4_TXMAXP 0xffc03b00 /* Maximum packet size for Host Tx endpoint4 */
|
| 540 |
|
|
#define USB_EP_NI4_TXCSR 0xffc03b04 /* Control Status register for endpoint4 */
|
| 541 |
|
|
#define USB_EP_NI4_RXMAXP 0xffc03b08 /* Maximum packet size for Host Rx endpoint4 */
|
| 542 |
|
|
#define USB_EP_NI4_RXCSR 0xffc03b0c /* Control Status register for Host Rx endpoint4 */
|
| 543 |
|
|
#define USB_EP_NI4_RXCOUNT 0xffc03b10 /* Number of bytes received in endpoint4 FIFO */
|
| 544 |
|
|
#define USB_EP_NI4_TXTYPE 0xffc03b14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */
|
| 545 |
|
|
#define USB_EP_NI4_TXINTERVAL 0xffc03b18 /* Sets the NAK response timeout on Endpoint4 */
|
| 546 |
|
|
#define USB_EP_NI4_RXTYPE 0xffc03b1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */
|
| 547 |
|
|
#define USB_EP_NI4_RXINTERVAL 0xffc03b20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */
|
| 548 |
|
|
#define USB_EP_NI4_TXCOUNT 0xffc03b28 /* Number of bytes to be written to the endpoint4 Tx FIFO */
|
| 549 |
|
|
|
| 550 |
|
|
/* USB Endpoint 5 Control Registers */
|
| 551 |
|
|
|
| 552 |
|
|
#define USB_EP_NI5_TXMAXP 0xffc03b40 /* Maximum packet size for Host Tx endpoint5 */
|
| 553 |
|
|
#define USB_EP_NI5_TXCSR 0xffc03b44 /* Control Status register for endpoint5 */
|
| 554 |
|
|
#define USB_EP_NI5_RXMAXP 0xffc03b48 /* Maximum packet size for Host Rx endpoint5 */
|
| 555 |
|
|
#define USB_EP_NI5_RXCSR 0xffc03b4c /* Control Status register for Host Rx endpoint5 */
|
| 556 |
|
|
#define USB_EP_NI5_RXCOUNT 0xffc03b50 /* Number of bytes received in endpoint5 FIFO */
|
| 557 |
|
|
#define USB_EP_NI5_TXTYPE 0xffc03b54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */
|
| 558 |
|
|
#define USB_EP_NI5_TXINTERVAL 0xffc03b58 /* Sets the NAK response timeout on Endpoint5 */
|
| 559 |
|
|
#define USB_EP_NI5_RXTYPE 0xffc03b5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */
|
| 560 |
|
|
#define USB_EP_NI5_RXINTERVAL 0xffc03b60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */
|
| 561 |
|
|
#define USB_EP_NI5_TXCOUNT 0xffc03b68 /* Number of bytes to be written to the endpoint5 Tx FIFO */
|
| 562 |
|
|
|
| 563 |
|
|
/* USB Endpoint 6 Control Registers */
|
| 564 |
|
|
|
| 565 |
|
|
#define USB_EP_NI6_TXMAXP 0xffc03b80 /* Maximum packet size for Host Tx endpoint6 */
|
| 566 |
|
|
#define USB_EP_NI6_TXCSR 0xffc03b84 /* Control Status register for endpoint6 */
|
| 567 |
|
|
#define USB_EP_NI6_RXMAXP 0xffc03b88 /* Maximum packet size for Host Rx endpoint6 */
|
| 568 |
|
|
#define USB_EP_NI6_RXCSR 0xffc03b8c /* Control Status register for Host Rx endpoint6 */
|
| 569 |
|
|
#define USB_EP_NI6_RXCOUNT 0xffc03b90 /* Number of bytes received in endpoint6 FIFO */
|
| 570 |
|
|
#define USB_EP_NI6_TXTYPE 0xffc03b94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */
|
| 571 |
|
|
#define USB_EP_NI6_TXINTERVAL 0xffc03b98 /* Sets the NAK response timeout on Endpoint6 */
|
| 572 |
|
|
#define USB_EP_NI6_RXTYPE 0xffc03b9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */
|
| 573 |
|
|
#define USB_EP_NI6_RXINTERVAL 0xffc03ba0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */
|
| 574 |
|
|
#define USB_EP_NI6_TXCOUNT 0xffc03ba8 /* Number of bytes to be written to the endpoint6 Tx FIFO */
|
| 575 |
|
|
|
| 576 |
|
|
/* USB Endpoint 7 Control Registers */
|
| 577 |
|
|
|
| 578 |
|
|
#define USB_EP_NI7_TXMAXP 0xffc03bc0 /* Maximum packet size for Host Tx endpoint7 */
|
| 579 |
|
|
#define USB_EP_NI7_TXCSR 0xffc03bc4 /* Control Status register for endpoint7 */
|
| 580 |
|
|
#define USB_EP_NI7_RXMAXP 0xffc03bc8 /* Maximum packet size for Host Rx endpoint7 */
|
| 581 |
|
|
#define USB_EP_NI7_RXCSR 0xffc03bcc /* Control Status register for Host Rx endpoint7 */
|
| 582 |
|
|
#define USB_EP_NI7_RXCOUNT 0xffc03bd0 /* Number of bytes received in endpoint7 FIFO */
|
| 583 |
|
|
#define USB_EP_NI7_TXTYPE 0xffc03bd4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */
|
| 584 |
|
|
#define USB_EP_NI7_TXINTERVAL 0xffc03bd8 /* Sets the NAK response timeout on Endpoint7 */
|
| 585 |
|
|
#define USB_EP_NI7_RXTYPE 0xffc03bdc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */
|
| 586 |
|
|
#define USB_EP_NI7_RXINTERVAL 0xffc03bf0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */
|
| 587 |
|
|
#define USB_EP_NI7_TXCOUNT 0xffc03bf8 /* Number of bytes to be written to the endpoint7 Tx FIFO */
|
| 588 |
|
|
|
| 589 |
|
|
#define USB_DMA_INTERRUPT 0xffc03c00 /* Indicates pending interrupts for the DMA channels */
|
| 590 |
|
|
|
| 591 |
|
|
/* USB Channel 0 Config Registers */
|
| 592 |
|
|
|
| 593 |
|
|
#define USB_DMA0CONTROL 0xffc03c04 /* DMA master channel 0 configuration */
|
| 594 |
|
|
#define USB_DMA0ADDRLOW 0xffc03c08 /* Lower 16-bits of memory source/destination address for DMA master channel 0 */
|
| 595 |
|
|
#define USB_DMA0ADDRHIGH 0xffc03c0c /* Upper 16-bits of memory source/destination address for DMA master channel 0 */
|
| 596 |
|
|
#define USB_DMA0COUNTLOW 0xffc03c10 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */
|
| 597 |
|
|
#define USB_DMA0COUNTHIGH 0xffc03c14 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */
|
| 598 |
|
|
|
| 599 |
|
|
/* USB Channel 1 Config Registers */
|
| 600 |
|
|
|
| 601 |
|
|
#define USB_DMA1CONTROL 0xffc03c24 /* DMA master channel 1 configuration */
|
| 602 |
|
|
#define USB_DMA1ADDRLOW 0xffc03c28 /* Lower 16-bits of memory source/destination address for DMA master channel 1 */
|
| 603 |
|
|
#define USB_DMA1ADDRHIGH 0xffc03c2c /* Upper 16-bits of memory source/destination address for DMA master channel 1 */
|
| 604 |
|
|
#define USB_DMA1COUNTLOW 0xffc03c30 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */
|
| 605 |
|
|
#define USB_DMA1COUNTHIGH 0xffc03c34 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */
|
| 606 |
|
|
|
| 607 |
|
|
/* USB Channel 2 Config Registers */
|
| 608 |
|
|
|
| 609 |
|
|
#define USB_DMA2CONTROL 0xffc03c44 /* DMA master channel 2 configuration */
|
| 610 |
|
|
#define USB_DMA2ADDRLOW 0xffc03c48 /* Lower 16-bits of memory source/destination address for DMA master channel 2 */
|
| 611 |
|
|
#define USB_DMA2ADDRHIGH 0xffc03c4c /* Upper 16-bits of memory source/destination address for DMA master channel 2 */
|
| 612 |
|
|
#define USB_DMA2COUNTLOW 0xffc03c50 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */
|
| 613 |
|
|
#define USB_DMA2COUNTHIGH 0xffc03c54 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */
|
| 614 |
|
|
|
| 615 |
|
|
/* USB Channel 3 Config Registers */
|
| 616 |
|
|
|
| 617 |
|
|
#define USB_DMA3CONTROL 0xffc03c64 /* DMA master channel 3 configuration */
|
| 618 |
|
|
#define USB_DMA3ADDRLOW 0xffc03c68 /* Lower 16-bits of memory source/destination address for DMA master channel 3 */
|
| 619 |
|
|
#define USB_DMA3ADDRHIGH 0xffc03c6c /* Upper 16-bits of memory source/destination address for DMA master channel 3 */
|
| 620 |
|
|
#define USB_DMA3COUNTLOW 0xffc03c70 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */
|
| 621 |
|
|
#define USB_DMA3COUNTHIGH 0xffc03c74 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */
|
| 622 |
|
|
|
| 623 |
|
|
/* USB Channel 4 Config Registers */
|
| 624 |
|
|
|
| 625 |
|
|
#define USB_DMA4CONTROL 0xffc03c84 /* DMA master channel 4 configuration */
|
| 626 |
|
|
#define USB_DMA4ADDRLOW 0xffc03c88 /* Lower 16-bits of memory source/destination address for DMA master channel 4 */
|
| 627 |
|
|
#define USB_DMA4ADDRHIGH 0xffc03c8c /* Upper 16-bits of memory source/destination address for DMA master channel 4 */
|
| 628 |
|
|
#define USB_DMA4COUNTLOW 0xffc03c90 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */
|
| 629 |
|
|
#define USB_DMA4COUNTHIGH 0xffc03c94 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */
|
| 630 |
|
|
|
| 631 |
|
|
/* USB Channel 5 Config Registers */
|
| 632 |
|
|
|
| 633 |
|
|
#define USB_DMA5CONTROL 0xffc03ca4 /* DMA master channel 5 configuration */
|
| 634 |
|
|
#define USB_DMA5ADDRLOW 0xffc03ca8 /* Lower 16-bits of memory source/destination address for DMA master channel 5 */
|
| 635 |
|
|
#define USB_DMA5ADDRHIGH 0xffc03cac /* Upper 16-bits of memory source/destination address for DMA master channel 5 */
|
| 636 |
|
|
#define USB_DMA5COUNTLOW 0xffc03cb0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */
|
| 637 |
|
|
#define USB_DMA5COUNTHIGH 0xffc03cb4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */
|
| 638 |
|
|
|
| 639 |
|
|
/* USB Channel 6 Config Registers */
|
| 640 |
|
|
|
| 641 |
|
|
#define USB_DMA6CONTROL 0xffc03cc4 /* DMA master channel 6 configuration */
|
| 642 |
|
|
#define USB_DMA6ADDRLOW 0xffc03cc8 /* Lower 16-bits of memory source/destination address for DMA master channel 6 */
|
| 643 |
|
|
#define USB_DMA6ADDRHIGH 0xffc03ccc /* Upper 16-bits of memory source/destination address for DMA master channel 6 */
|
| 644 |
|
|
#define USB_DMA6COUNTLOW 0xffc03cd0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */
|
| 645 |
|
|
#define USB_DMA6COUNTHIGH 0xffc03cd4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */
|
| 646 |
|
|
|
| 647 |
|
|
/* USB Channel 7 Config Registers */
|
| 648 |
|
|
|
| 649 |
|
|
#define USB_DMA7CONTROL 0xffc03ce4 /* DMA master channel 7 configuration */
|
| 650 |
|
|
#define USB_DMA7ADDRLOW 0xffc03ce8 /* Lower 16-bits of memory source/destination address for DMA master channel 7 */
|
| 651 |
|
|
#define USB_DMA7ADDRHIGH 0xffc03cec /* Upper 16-bits of memory source/destination address for DMA master channel 7 */
|
| 652 |
|
|
#define USB_DMA7COUNTLOW 0xffc03cf0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */
|
| 653 |
|
|
#define USB_DMA7COUNTHIGH 0xffc03cf4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */
|
| 654 |
|
|
|
| 655 |
|
|
/* Bit masks for USB_FADDR */
|
| 656 |
|
|
|
| 657 |
|
|
#define FUNCTION_ADDRESS 0x7f /* Function address */
|
| 658 |
|
|
|
| 659 |
|
|
/* Bit masks for USB_POWER */
|
| 660 |
|
|
|
| 661 |
|
|
#define ENABLE_SUSPENDM 0x1 /* enable SuspendM output */
|
| 662 |
|
|
#define nENABLE_SUSPENDM 0x0
|
| 663 |
|
|
#define SUSPEND_MODE 0x2 /* Suspend Mode indicator */
|
| 664 |
|
|
#define nSUSPEND_MODE 0x0
|
| 665 |
|
|
#define RESUME_MODE 0x4 /* DMA Mode */
|
| 666 |
|
|
#define nRESUME_MODE 0x0
|
| 667 |
|
|
#define RESET 0x8 /* Reset indicator */
|
| 668 |
|
|
#define nRESET 0x0
|
| 669 |
|
|
#define HS_MODE 0x10 /* High Speed mode indicator */
|
| 670 |
|
|
#define nHS_MODE 0x0
|
| 671 |
|
|
#define HS_ENABLE 0x20 /* high Speed Enable */
|
| 672 |
|
|
#define nHS_ENABLE 0x0
|
| 673 |
|
|
#define SOFT_CONN 0x40 /* Soft connect */
|
| 674 |
|
|
#define nSOFT_CONN 0x0
|
| 675 |
|
|
#define ISO_UPDATE 0x80 /* Isochronous update */
|
| 676 |
|
|
#define nISO_UPDATE 0x0
|
| 677 |
|
|
|
| 678 |
|
|
/* Bit masks for USB_INTRTX */
|
| 679 |
|
|
|
| 680 |
|
|
#define EP0_TX 0x1 /* Tx Endpoint 0 interrupt */
|
| 681 |
|
|
#define nEP0_TX 0x0
|
| 682 |
|
|
#define EP1_TX 0x2 /* Tx Endpoint 1 interrupt */
|
| 683 |
|
|
#define nEP1_TX 0x0
|
| 684 |
|
|
#define EP2_TX 0x4 /* Tx Endpoint 2 interrupt */
|
| 685 |
|
|
#define nEP2_TX 0x0
|
| 686 |
|
|
#define EP3_TX 0x8 /* Tx Endpoint 3 interrupt */
|
| 687 |
|
|
#define nEP3_TX 0x0
|
| 688 |
|
|
#define EP4_TX 0x10 /* Tx Endpoint 4 interrupt */
|
| 689 |
|
|
#define nEP4_TX 0x0
|
| 690 |
|
|
#define EP5_TX 0x20 /* Tx Endpoint 5 interrupt */
|
| 691 |
|
|
#define nEP5_TX 0x0
|
| 692 |
|
|
#define EP6_TX 0x40 /* Tx Endpoint 6 interrupt */
|
| 693 |
|
|
#define nEP6_TX 0x0
|
| 694 |
|
|
#define EP7_TX 0x80 /* Tx Endpoint 7 interrupt */
|
| 695 |
|
|
#define nEP7_TX 0x0
|
| 696 |
|
|
|
| 697 |
|
|
/* Bit masks for USB_INTRRX */
|
| 698 |
|
|
|
| 699 |
|
|
#define EP1_RX 0x2 /* Rx Endpoint 1 interrupt */
|
| 700 |
|
|
#define nEP1_RX 0x0
|
| 701 |
|
|
#define EP2_RX 0x4 /* Rx Endpoint 2 interrupt */
|
| 702 |
|
|
#define nEP2_RX 0x0
|
| 703 |
|
|
#define EP3_RX 0x8 /* Rx Endpoint 3 interrupt */
|
| 704 |
|
|
#define nEP3_RX 0x0
|
| 705 |
|
|
#define EP4_RX 0x10 /* Rx Endpoint 4 interrupt */
|
| 706 |
|
|
#define nEP4_RX 0x0
|
| 707 |
|
|
#define EP5_RX 0x20 /* Rx Endpoint 5 interrupt */
|
| 708 |
|
|
#define nEP5_RX 0x0
|
| 709 |
|
|
#define EP6_RX 0x40 /* Rx Endpoint 6 interrupt */
|
| 710 |
|
|
#define nEP6_RX 0x0
|
| 711 |
|
|
#define EP7_RX 0x80 /* Rx Endpoint 7 interrupt */
|
| 712 |
|
|
#define nEP7_RX 0x0
|
| 713 |
|
|
|
| 714 |
|
|
/* Bit masks for USB_INTRTXE */
|
| 715 |
|
|
|
| 716 |
|
|
#define EP0_TX_E 0x1 /* Endpoint 0 interrupt Enable */
|
| 717 |
|
|
#define nEP0_TX_E 0x0
|
| 718 |
|
|
#define EP1_TX_E 0x2 /* Tx Endpoint 1 interrupt Enable */
|
| 719 |
|
|
#define nEP1_TX_E 0x0
|
| 720 |
|
|
#define EP2_TX_E 0x4 /* Tx Endpoint 2 interrupt Enable */
|
| 721 |
|
|
#define nEP2_TX_E 0x0
|
| 722 |
|
|
#define EP3_TX_E 0x8 /* Tx Endpoint 3 interrupt Enable */
|
| 723 |
|
|
#define nEP3_TX_E 0x0
|
| 724 |
|
|
#define EP4_TX_E 0x10 /* Tx Endpoint 4 interrupt Enable */
|
| 725 |
|
|
#define nEP4_TX_E 0x0
|
| 726 |
|
|
#define EP5_TX_E 0x20 /* Tx Endpoint 5 interrupt Enable */
|
| 727 |
|
|
#define nEP5_TX_E 0x0
|
| 728 |
|
|
#define EP6_TX_E 0x40 /* Tx Endpoint 6 interrupt Enable */
|
| 729 |
|
|
#define nEP6_TX_E 0x0
|
| 730 |
|
|
#define EP7_TX_E 0x80 /* Tx Endpoint 7 interrupt Enable */
|
| 731 |
|
|
#define nEP7_TX_E 0x0
|
| 732 |
|
|
|
| 733 |
|
|
/* Bit masks for USB_INTRRXE */
|
| 734 |
|
|
|
| 735 |
|
|
#define EP1_RX_E 0x2 /* Rx Endpoint 1 interrupt Enable */
|
| 736 |
|
|
#define nEP1_RX_E 0x0
|
| 737 |
|
|
#define EP2_RX_E 0x4 /* Rx Endpoint 2 interrupt Enable */
|
| 738 |
|
|
#define nEP2_RX_E 0x0
|
| 739 |
|
|
#define EP3_RX_E 0x8 /* Rx Endpoint 3 interrupt Enable */
|
| 740 |
|
|
#define nEP3_RX_E 0x0
|
| 741 |
|
|
#define EP4_RX_E 0x10 /* Rx Endpoint 4 interrupt Enable */
|
| 742 |
|
|
#define nEP4_RX_E 0x0
|
| 743 |
|
|
#define EP5_RX_E 0x20 /* Rx Endpoint 5 interrupt Enable */
|
| 744 |
|
|
#define nEP5_RX_E 0x0
|
| 745 |
|
|
#define EP6_RX_E 0x40 /* Rx Endpoint 6 interrupt Enable */
|
| 746 |
|
|
#define nEP6_RX_E 0x0
|
| 747 |
|
|
#define EP7_RX_E 0x80 /* Rx Endpoint 7 interrupt Enable */
|
| 748 |
|
|
#define nEP7_RX_E 0x0
|
| 749 |
|
|
|
| 750 |
|
|
/* Bit masks for USB_INTRUSB */
|
| 751 |
|
|
|
| 752 |
|
|
#define SUSPEND_B 0x1 /* Suspend indicator */
|
| 753 |
|
|
#define nSUSPEND_B 0x0
|
| 754 |
|
|
#define RESUME_B 0x2 /* Resume indicator */
|
| 755 |
|
|
#define nRESUME_B 0x0
|
| 756 |
|
|
#define RESET_OR_BABLE_B 0x4 /* Reset/babble indicator */
|
| 757 |
|
|
#define nRESET_OR_BABLE_B 0x0
|
| 758 |
|
|
#define SOF_B 0x8 /* Start of frame */
|
| 759 |
|
|
#define nSOF_B 0x0
|
| 760 |
|
|
#define CONN_B 0x10 /* Connection indicator */
|
| 761 |
|
|
#define nCONN_B 0x0
|
| 762 |
|
|
#define DISCON_B 0x20 /* Disconnect indicator */
|
| 763 |
|
|
#define nDISCON_B 0x0
|
| 764 |
|
|
#define SESSION_REQ_B 0x40 /* Session Request */
|
| 765 |
|
|
#define nSESSION_REQ_B 0x0
|
| 766 |
|
|
#define VBUS_ERROR_B 0x80 /* Vbus threshold indicator */
|
| 767 |
|
|
#define nVBUS_ERROR_B 0x0
|
| 768 |
|
|
|
| 769 |
|
|
/* Bit masks for USB_INTRUSBE */
|
| 770 |
|
|
|
| 771 |
|
|
#define SUSPEND_BE 0x1 /* Suspend indicator int enable */
|
| 772 |
|
|
#define nSUSPEND_BE 0x0
|
| 773 |
|
|
#define RESUME_BE 0x2 /* Resume indicator int enable */
|
| 774 |
|
|
#define nRESUME_BE 0x0
|
| 775 |
|
|
#define RESET_OR_BABLE_BE 0x4 /* Reset/babble indicator int enable */
|
| 776 |
|
|
#define nRESET_OR_BABLE_BE 0x0
|
| 777 |
|
|
#define SOF_BE 0x8 /* Start of frame int enable */
|
| 778 |
|
|
#define nSOF_BE 0x0
|
| 779 |
|
|
#define CONN_BE 0x10 /* Connection indicator int enable */
|
| 780 |
|
|
#define nCONN_BE 0x0
|
| 781 |
|
|
#define DISCON_BE 0x20 /* Disconnect indicator int enable */
|
| 782 |
|
|
#define nDISCON_BE 0x0
|
| 783 |
|
|
#define SESSION_REQ_BE 0x40 /* Session Request int enable */
|
| 784 |
|
|
#define nSESSION_REQ_BE 0x0
|
| 785 |
|
|
#define VBUS_ERROR_BE 0x80 /* Vbus threshold indicator int enable */
|
| 786 |
|
|
#define nVBUS_ERROR_BE 0x0
|
| 787 |
|
|
|
| 788 |
|
|
/* Bit masks for USB_FRAME */
|
| 789 |
|
|
|
| 790 |
|
|
#define FRAME_NUMBER 0x7ff /* Frame number */
|
| 791 |
|
|
|
| 792 |
|
|
/* Bit masks for USB_INDEX */
|
| 793 |
|
|
|
| 794 |
|
|
#define SELECTED_ENDPOINT 0xf /* selected endpoint */
|
| 795 |
|
|
|
| 796 |
|
|
/* Bit masks for USB_GLOBAL_CTL */
|
| 797 |
|
|
|
| 798 |
|
|
#define GLOBAL_ENA 0x1 /* enables USB module */
|
| 799 |
|
|
#define nGLOBAL_ENA 0x0
|
| 800 |
|
|
#define EP1_TX_ENA 0x2 /* Transmit endpoint 1 enable */
|
| 801 |
|
|
#define nEP1_TX_ENA 0x0
|
| 802 |
|
|
#define EP2_TX_ENA 0x4 /* Transmit endpoint 2 enable */
|
| 803 |
|
|
#define nEP2_TX_ENA 0x0
|
| 804 |
|
|
#define EP3_TX_ENA 0x8 /* Transmit endpoint 3 enable */
|
| 805 |
|
|
#define nEP3_TX_ENA 0x0
|
| 806 |
|
|
#define EP4_TX_ENA 0x10 /* Transmit endpoint 4 enable */
|
| 807 |
|
|
#define nEP4_TX_ENA 0x0
|
| 808 |
|
|
#define EP5_TX_ENA 0x20 /* Transmit endpoint 5 enable */
|
| 809 |
|
|
#define nEP5_TX_ENA 0x0
|
| 810 |
|
|
#define EP6_TX_ENA 0x40 /* Transmit endpoint 6 enable */
|
| 811 |
|
|
#define nEP6_TX_ENA 0x0
|
| 812 |
|
|
#define EP7_TX_ENA 0x80 /* Transmit endpoint 7 enable */
|
| 813 |
|
|
#define nEP7_TX_ENA 0x0
|
| 814 |
|
|
#define EP1_RX_ENA 0x100 /* Receive endpoint 1 enable */
|
| 815 |
|
|
#define nEP1_RX_ENA 0x0
|
| 816 |
|
|
#define EP2_RX_ENA 0x200 /* Receive endpoint 2 enable */
|
| 817 |
|
|
#define nEP2_RX_ENA 0x0
|
| 818 |
|
|
#define EP3_RX_ENA 0x400 /* Receive endpoint 3 enable */
|
| 819 |
|
|
#define nEP3_RX_ENA 0x0
|
| 820 |
|
|
#define EP4_RX_ENA 0x800 /* Receive endpoint 4 enable */
|
| 821 |
|
|
#define nEP4_RX_ENA 0x0
|
| 822 |
|
|
#define EP5_RX_ENA 0x1000 /* Receive endpoint 5 enable */
|
| 823 |
|
|
#define nEP5_RX_ENA 0x0
|
| 824 |
|
|
#define EP6_RX_ENA 0x2000 /* Receive endpoint 6 enable */
|
| 825 |
|
|
#define nEP6_RX_ENA 0x0
|
| 826 |
|
|
#define EP7_RX_ENA 0x4000 /* Receive endpoint 7 enable */
|
| 827 |
|
|
#define nEP7_RX_ENA 0x0
|
| 828 |
|
|
|
| 829 |
|
|
/* Bit masks for USB_OTG_DEV_CTL */
|
| 830 |
|
|
|
| 831 |
|
|
#define SESSION 0x1 /* session indicator */
|
| 832 |
|
|
#define nSESSION 0x0
|
| 833 |
|
|
#define HOST_REQ 0x2 /* Host negotiation request */
|
| 834 |
|
|
#define nHOST_REQ 0x0
|
| 835 |
|
|
#define HOST_MODE 0x4 /* indicates USBDRC is a host */
|
| 836 |
|
|
#define nHOST_MODE 0x0
|
| 837 |
|
|
#define VBUS0 0x8 /* Vbus level indicator[0] */
|
| 838 |
|
|
#define nVBUS0 0x0
|
| 839 |
|
|
#define VBUS1 0x10 /* Vbus level indicator[1] */
|
| 840 |
|
|
#define nVBUS1 0x0
|
| 841 |
|
|
#define LSDEV 0x20 /* Low-speed indicator */
|
| 842 |
|
|
#define nLSDEV 0x0
|
| 843 |
|
|
#define FSDEV 0x40 /* Full or High-speed indicator */
|
| 844 |
|
|
#define nFSDEV 0x0
|
| 845 |
|
|
#define B_DEVICE 0x80 /* A' or 'B' device indicator */
|
| 846 |
|
|
#define nB_DEVICE 0x0
|
| 847 |
|
|
|
| 848 |
|
|
/* Bit masks for USB_OTG_VBUS_IRQ */
|
| 849 |
|
|
|
| 850 |
|
|
#define DRIVE_VBUS_ON 0x1 /* indicator to drive VBUS control circuit */
|
| 851 |
|
|
#define nDRIVE_VBUS_ON 0x0
|
| 852 |
|
|
#define DRIVE_VBUS_OFF 0x2 /* indicator to shut off charge pump */
|
| 853 |
|
|
#define nDRIVE_VBUS_OFF 0x0
|
| 854 |
|
|
#define CHRG_VBUS_START 0x4 /* indicator for external circuit to start charging VBUS */
|
| 855 |
|
|
#define nCHRG_VBUS_START 0x0
|
| 856 |
|
|
#define CHRG_VBUS_END 0x8 /* indicator for external circuit to end charging VBUS */
|
| 857 |
|
|
#define nCHRG_VBUS_END 0x0
|
| 858 |
|
|
#define DISCHRG_VBUS_START 0x10 /* indicator to start discharging VBUS */
|
| 859 |
|
|
#define nDISCHRG_VBUS_START 0x0
|
| 860 |
|
|
#define DISCHRG_VBUS_END 0x20 /* indicator to stop discharging VBUS */
|
| 861 |
|
|
#define nDISCHRG_VBUS_END 0x0
|
| 862 |
|
|
|
| 863 |
|
|
/* Bit masks for USB_OTG_VBUS_MASK */
|
| 864 |
|
|
|
| 865 |
|
|
#define DRIVE_VBUS_ON_ENA 0x1 /* enable DRIVE_VBUS_ON interrupt */
|
| 866 |
|
|
#define nDRIVE_VBUS_ON_ENA 0x0
|
| 867 |
|
|
#define DRIVE_VBUS_OFF_ENA 0x2 /* enable DRIVE_VBUS_OFF interrupt */
|
| 868 |
|
|
#define nDRIVE_VBUS_OFF_ENA 0x0
|
| 869 |
|
|
#define CHRG_VBUS_START_ENA 0x4 /* enable CHRG_VBUS_START interrupt */
|
| 870 |
|
|
#define nCHRG_VBUS_START_ENA 0x0
|
| 871 |
|
|
#define CHRG_VBUS_END_ENA 0x8 /* enable CHRG_VBUS_END interrupt */
|
| 872 |
|
|
#define nCHRG_VBUS_END_ENA 0x0
|
| 873 |
|
|
#define DISCHRG_VBUS_START_ENA 0x10 /* enable DISCHRG_VBUS_START interrupt */
|
| 874 |
|
|
#define nDISCHRG_VBUS_START_ENA 0x0
|
| 875 |
|
|
#define DISCHRG_VBUS_END_ENA 0x20 /* enable DISCHRG_VBUS_END interrupt */
|
| 876 |
|
|
#define nDISCHRG_VBUS_END_ENA 0x0
|
| 877 |
|
|
|
| 878 |
|
|
/* Bit masks for USB_CSR0 */
|
| 879 |
|
|
|
| 880 |
|
|
#define RXPKTRDY 0x1 /* data packet receive indicator */
|
| 881 |
|
|
#define nRXPKTRDY 0x0
|
| 882 |
|
|
#define TXPKTRDY 0x2 /* data packet in FIFO indicator */
|
| 883 |
|
|
#define nTXPKTRDY 0x0
|
| 884 |
|
|
#define STALL_SENT 0x4 /* STALL handshake sent */
|
| 885 |
|
|
#define nSTALL_SENT 0x0
|
| 886 |
|
|
#define DATAEND 0x8 /* Data end indicator */
|
| 887 |
|
|
#define nDATAEND 0x0
|
| 888 |
|
|
#define SETUPEND 0x10 /* Setup end */
|
| 889 |
|
|
#define nSETUPEND 0x0
|
| 890 |
|
|
#define SENDSTALL 0x20 /* Send STALL handshake */
|
| 891 |
|
|
#define nSENDSTALL 0x0
|
| 892 |
|
|
#define SERVICED_RXPKTRDY 0x40 /* used to clear the RxPktRdy bit */
|
| 893 |
|
|
#define nSERVICED_RXPKTRDY 0x0
|
| 894 |
|
|
#define SERVICED_SETUPEND 0x80 /* used to clear the SetupEnd bit */
|
| 895 |
|
|
#define nSERVICED_SETUPEND 0x0
|
| 896 |
|
|
#define FLUSHFIFO 0x100 /* flush endpoint FIFO */
|
| 897 |
|
|
#define nFLUSHFIFO 0x0
|
| 898 |
|
|
#define STALL_RECEIVED_H 0x4 /* STALL handshake received host mode */
|
| 899 |
|
|
#define nSTALL_RECEIVED_H 0x0
|
| 900 |
|
|
#define SETUPPKT_H 0x8 /* send Setup token host mode */
|
| 901 |
|
|
#define nSETUPPKT_H 0x0
|
| 902 |
|
|
#define ERROR_H 0x10 /* timeout error indicator host mode */
|
| 903 |
|
|
#define nERROR_H 0x0
|
| 904 |
|
|
#define REQPKT_H 0x20 /* Request an IN transaction host mode */
|
| 905 |
|
|
#define nREQPKT_H 0x0
|
| 906 |
|
|
#define STATUSPKT_H 0x40 /* Status stage transaction host mode */
|
| 907 |
|
|
#define nSTATUSPKT_H 0x0
|
| 908 |
|
|
#define NAK_TIMEOUT_H 0x80 /* EP0 halted after a NAK host mode */
|
| 909 |
|
|
#define nNAK_TIMEOUT_H 0x0
|
| 910 |
|
|
|
| 911 |
|
|
/* Bit masks for USB_COUNT0 */
|
| 912 |
|
|
|
| 913 |
|
|
#define EP0_RX_COUNT 0x7f /* number of received bytes in EP0 FIFO */
|
| 914 |
|
|
|
| 915 |
|
|
/* Bit masks for USB_NAKLIMIT0 */
|
| 916 |
|
|
|
| 917 |
|
|
#define EP0_NAK_LIMIT 0x1f /* number of frames/micro frames after which EP0 timeouts */
|
| 918 |
|
|
|
| 919 |
|
|
/* Bit masks for USB_TX_MAX_PACKET */
|
| 920 |
|
|
|
| 921 |
|
|
#define MAX_PACKET_SIZE_T 0x7ff /* maximum data pay load in a frame */
|
| 922 |
|
|
|
| 923 |
|
|
/* Bit masks for USB_RX_MAX_PACKET */
|
| 924 |
|
|
|
| 925 |
|
|
#define MAX_PACKET_SIZE_R 0x7ff /* maximum data pay load in a frame */
|
| 926 |
|
|
|
| 927 |
|
|
/* Bit masks for USB_TXCSR */
|
| 928 |
|
|
|
| 929 |
|
|
#define TXPKTRDY_T 0x1 /* data packet in FIFO indicator */
|
| 930 |
|
|
#define nTXPKTRDY_T 0x0
|
| 931 |
|
|
#define FIFO_NOT_EMPTY_T 0x2 /* FIFO not empty */
|
| 932 |
|
|
#define nFIFO_NOT_EMPTY_T 0x0
|
| 933 |
|
|
#define UNDERRUN_T 0x4 /* TxPktRdy not set for an IN token */
|
| 934 |
|
|
#define nUNDERRUN_T 0x0
|
| 935 |
|
|
#define FLUSHFIFO_T 0x8 /* flush endpoint FIFO */
|
| 936 |
|
|
#define nFLUSHFIFO_T 0x0
|
| 937 |
|
|
#define STALL_SEND_T 0x10 /* issue a Stall handshake */
|
| 938 |
|
|
#define nSTALL_SEND_T 0x0
|
| 939 |
|
|
#define STALL_SENT_T 0x20 /* Stall handshake transmitted */
|
| 940 |
|
|
#define nSTALL_SENT_T 0x0
|
| 941 |
|
|
#define CLEAR_DATATOGGLE_T 0x40 /* clear endpoint data toggle */
|
| 942 |
|
|
#define nCLEAR_DATATOGGLE_T 0x0
|
| 943 |
|
|
#define INCOMPTX_T 0x80 /* indicates that a large packet is split */
|
| 944 |
|
|
#define nINCOMPTX_T 0x0
|
| 945 |
|
|
#define DMAREQMODE_T 0x400 /* DMA mode (0 or 1) selection */
|
| 946 |
|
|
#define nDMAREQMODE_T 0x0
|
| 947 |
|
|
#define FORCE_DATATOGGLE_T 0x800 /* Force data toggle */
|
| 948 |
|
|
#define nFORCE_DATATOGGLE_T 0x0
|
| 949 |
|
|
#define DMAREQ_ENA_T 0x1000 /* Enable DMA request for Tx EP */
|
| 950 |
|
|
#define nDMAREQ_ENA_T 0x0
|
| 951 |
|
|
#define ISO_T 0x4000 /* enable Isochronous transfers */
|
| 952 |
|
|
#define nISO_T 0x0
|
| 953 |
|
|
#define AUTOSET_T 0x8000 /* allows TxPktRdy to be set automatically */
|
| 954 |
|
|
#define nAUTOSET_T 0x0
|
| 955 |
|
|
#define ERROR_TH 0x4 /* error condition host mode */
|
| 956 |
|
|
#define nERROR_TH 0x0
|
| 957 |
|
|
#define STALL_RECEIVED_TH 0x20 /* Stall handshake received host mode */
|
| 958 |
|
|
#define nSTALL_RECEIVED_TH 0x0
|
| 959 |
|
|
#define NAK_TIMEOUT_TH 0x80 /* NAK timeout host mode */
|
| 960 |
|
|
#define nNAK_TIMEOUT_TH 0x0
|
| 961 |
|
|
|
| 962 |
|
|
/* Bit masks for USB_TXCOUNT */
|
| 963 |
|
|
|
| 964 |
|
|
#define TX_COUNT 0x1fff /* Number of bytes to be written to the selected endpoint Tx FIFO */
|
| 965 |
|
|
|
| 966 |
|
|
/* Bit masks for USB_RXCSR */
|
| 967 |
|
|
|
| 968 |
|
|
#define RXPKTRDY_R 0x1 /* data packet in FIFO indicator */
|
| 969 |
|
|
#define nRXPKTRDY_R 0x0
|
| 970 |
|
|
#define FIFO_FULL_R 0x2 /* FIFO not empty */
|
| 971 |
|
|
#define nFIFO_FULL_R 0x0
|
| 972 |
|
|
#define OVERRUN_R 0x4 /* TxPktRdy not set for an IN token */
|
| 973 |
|
|
#define nOVERRUN_R 0x0
|
| 974 |
|
|
#define DATAERROR_R 0x8 /* Out packet cannot be loaded into Rx FIFO */
|
| 975 |
|
|
#define nDATAERROR_R 0x0
|
| 976 |
|
|
#define FLUSHFIFO_R 0x10 /* flush endpoint FIFO */
|
| 977 |
|
|
#define nFLUSHFIFO_R 0x0
|
| 978 |
|
|
#define STALL_SEND_R 0x20 /* issue a Stall handshake */
|
| 979 |
|
|
#define nSTALL_SEND_R 0x0
|
| 980 |
|
|
#define STALL_SENT_R 0x40 /* Stall handshake transmitted */
|
| 981 |
|
|
#define nSTALL_SENT_R 0x0
|
| 982 |
|
|
#define CLEAR_DATATOGGLE_R 0x80 /* clear endpoint data toggle */
|
| 983 |
|
|
#define nCLEAR_DATATOGGLE_R 0x0
|
| 984 |
|
|
#define INCOMPRX_R 0x100 /* indicates that a large packet is split */
|
| 985 |
|
|
#define nINCOMPRX_R 0x0
|
| 986 |
|
|
#define DMAREQMODE_R 0x800 /* DMA mode (0 or 1) selection */
|
| 987 |
|
|
#define nDMAREQMODE_R 0x0
|
| 988 |
|
|
#define DISNYET_R 0x1000 /* disable Nyet handshakes */
|
| 989 |
|
|
#define nDISNYET_R 0x0
|
| 990 |
|
|
#define DMAREQ_ENA_R 0x2000 /* Enable DMA request for Tx EP */
|
| 991 |
|
|
#define nDMAREQ_ENA_R 0x0
|
| 992 |
|
|
#define ISO_R 0x4000 /* enable Isochronous transfers */
|
| 993 |
|
|
#define nISO_R 0x0
|
| 994 |
|
|
#define AUTOCLEAR_R 0x8000 /* allows TxPktRdy to be set automatically */
|
| 995 |
|
|
#define nAUTOCLEAR_R 0x0
|
| 996 |
|
|
#define ERROR_RH 0x4 /* TxPktRdy not set for an IN token host mode */
|
| 997 |
|
|
#define nERROR_RH 0x0
|
| 998 |
|
|
#define REQPKT_RH 0x20 /* request an IN transaction host mode */
|
| 999 |
|
|
#define nREQPKT_RH 0x0
|
| 1000 |
|
|
#define STALL_RECEIVED_RH 0x40 /* Stall handshake received host mode */
|
| 1001 |
|
|
#define nSTALL_RECEIVED_RH 0x0
|
| 1002 |
|
|
#define INCOMPRX_RH 0x100 /* indicates that a large packet is split host mode */
|
| 1003 |
|
|
#define nINCOMPRX_RH 0x0
|
| 1004 |
|
|
#define DMAREQMODE_RH 0x800 /* DMA mode (0 or 1) selection host mode */
|
| 1005 |
|
|
#define nDMAREQMODE_RH 0x0
|
| 1006 |
|
|
#define AUTOREQ_RH 0x4000 /* sets ReqPkt automatically host mode */
|
| 1007 |
|
|
#define nAUTOREQ_RH 0x0
|
| 1008 |
|
|
|
| 1009 |
|
|
/* Bit masks for USB_RXCOUNT */
|
| 1010 |
|
|
|
| 1011 |
|
|
#define RX_COUNT 0x1fff /* Number of received bytes in the packet in the Rx FIFO */
|
| 1012 |
|
|
|
| 1013 |
|
|
/* Bit masks for USB_TXTYPE */
|
| 1014 |
|
|
|
| 1015 |
|
|
#define TARGET_EP_NO_T 0xf /* EP number */
|
| 1016 |
|
|
#define PROTOCOL_T 0xc /* transfer type */
|
| 1017 |
|
|
|
| 1018 |
|
|
/* Bit masks for USB_TXINTERVAL */
|
| 1019 |
|
|
|
| 1020 |
|
|
#define TX_POLL_INTERVAL 0xff /* polling interval for selected Tx EP */
|
| 1021 |
|
|
|
| 1022 |
|
|
/* Bit masks for USB_RXTYPE */
|
| 1023 |
|
|
|
| 1024 |
|
|
#define TARGET_EP_NO_R 0xf /* EP number */
|
| 1025 |
|
|
#define PROTOCOL_R 0xc /* transfer type */
|
| 1026 |
|
|
|
| 1027 |
|
|
/* Bit masks for USB_RXINTERVAL */
|
| 1028 |
|
|
|
| 1029 |
|
|
#define RX_POLL_INTERVAL 0xff /* polling interval for selected Rx EP */
|
| 1030 |
|
|
|
| 1031 |
|
|
/* Bit masks for USB_DMA_INTERRUPT */
|
| 1032 |
|
|
|
| 1033 |
|
|
#define DMA0_INT 0x1 /* DMA0 pending interrupt */
|
| 1034 |
|
|
#define nDMA0_INT 0x0
|
| 1035 |
|
|
#define DMA1_INT 0x2 /* DMA1 pending interrupt */
|
| 1036 |
|
|
#define nDMA1_INT 0x0
|
| 1037 |
|
|
#define DMA2_INT 0x4 /* DMA2 pending interrupt */
|
| 1038 |
|
|
#define nDMA2_INT 0x0
|
| 1039 |
|
|
#define DMA3_INT 0x8 /* DMA3 pending interrupt */
|
| 1040 |
|
|
#define nDMA3_INT 0x0
|
| 1041 |
|
|
#define DMA4_INT 0x10 /* DMA4 pending interrupt */
|
| 1042 |
|
|
#define nDMA4_INT 0x0
|
| 1043 |
|
|
#define DMA5_INT 0x20 /* DMA5 pending interrupt */
|
| 1044 |
|
|
#define nDMA5_INT 0x0
|
| 1045 |
|
|
#define DMA6_INT 0x40 /* DMA6 pending interrupt */
|
| 1046 |
|
|
#define nDMA6_INT 0x0
|
| 1047 |
|
|
#define DMA7_INT 0x80 /* DMA7 pending interrupt */
|
| 1048 |
|
|
#define nDMA7_INT 0x0
|
| 1049 |
|
|
|
| 1050 |
|
|
/* Bit masks for USB_DMAxCONTROL */
|
| 1051 |
|
|
|
| 1052 |
|
|
#define DMA_ENA 0x1 /* DMA enable */
|
| 1053 |
|
|
#define nDMA_ENA 0x0
|
| 1054 |
|
|
#define DIRECTION 0x2 /* direction of DMA transfer */
|
| 1055 |
|
|
#define nDIRECTION 0x0
|
| 1056 |
|
|
#define MODE 0x4 /* DMA Bus error */
|
| 1057 |
|
|
#define nMODE 0x0
|
| 1058 |
|
|
#define INT_ENA 0x8 /* Interrupt enable */
|
| 1059 |
|
|
#define nINT_ENA 0x0
|
| 1060 |
|
|
#define EPNUM 0xf0 /* EP number */
|
| 1061 |
|
|
#define BUSERROR 0x100 /* DMA Bus error */
|
| 1062 |
|
|
#define nBUSERROR 0x0
|
| 1063 |
|
|
|
| 1064 |
|
|
/* Bit masks for USB_DMAxADDRHIGH */
|
| 1065 |
|
|
|
| 1066 |
|
|
#define DMA_ADDR_HIGH 0xffff /* Upper 16-bits of memory source/destination address for the DMA master channel */
|
| 1067 |
|
|
|
| 1068 |
|
|
/* Bit masks for USB_DMAxADDRLOW */
|
| 1069 |
|
|
|
| 1070 |
|
|
#define DMA_ADDR_LOW 0xffff /* Lower 16-bits of memory source/destination address for the DMA master channel */
|
| 1071 |
|
|
|
| 1072 |
|
|
/* Bit masks for USB_DMAxCOUNTHIGH */
|
| 1073 |
|
|
|
| 1074 |
|
|
#define DMA_COUNT_HIGH 0xffff /* Upper 16-bits of byte count of DMA transfer for DMA master channel */
|
| 1075 |
|
|
|
| 1076 |
|
|
/* Bit masks for USB_DMAxCOUNTLOW */
|
| 1077 |
|
|
|
| 1078 |
|
|
#define DMA_COUNT_LOW 0xffff /* Lower 16-bits of byte count of DMA transfer for DMA master channel */
|
| 1079 |
|
|
|
| 1080 |
|
|
#endif /* _DEF_BF527_H */
|
