URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [arm/] [machine/] [endian.h] - Blame information for rev 171

Go to most recent revision | Details | Compare with Previous | View Log


/* ARM configuration file */
 
#ifndef _MACHINE_ENDIAN_H
# define _MACHINE_ENDIAN_H
 
#ifdef __ARMEB__
#define BYTE_ORDER BIG_ENDIAN
#else
#define BYTE_ORDER LITTLE_ENDIAN
#endif
 
#endif

Line No.	Rev	Author	Line
1	148	jeremybenn	`/* ARM configuration file */`
2
3			`#ifndef _MACHINE_ENDIAN_H`
4			`# define _MACHINE_ENDIAN_H`
5
6			`#ifdef __ARMEB__`
7			`#define BYTE_ORDER BIG_ENDIAN`
8			`#else`
9			`#define BYTE_ORDER LITTLE_ENDIAN`
10			`#endif`
11
12			`#endif`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [arm/] [machine/] [endian.h] - Blame information for rev 171