1 |
207 |
jeremybenn |
/*
|
2 |
|
|
* The authors hereby grant permission to use, copy, modify, distribute,
|
3 |
|
|
* and license this software and its documentation for any purpose, provided
|
4 |
|
|
* that existing copyright notices are retained in all copies and that this
|
5 |
|
|
* notice is included verbatim in any distributions. No written agreement,
|
6 |
|
|
* license, or royalty fee is required for any of the authorized uses.
|
7 |
|
|
* Modifications to this software may be copyrighted by their authors
|
8 |
|
|
* and need not follow the licensing terms described here, provided that
|
9 |
|
|
* the new terms are clearly indicated on the first page of each file where
|
10 |
|
|
* they apply.
|
11 |
|
|
*/
|
12 |
|
|
|
13 |
|
|
/*
|
14 |
|
|
** cdefBF52x_base.h
|
15 |
|
|
**
|
16 |
|
|
** Copyright (C) 2008, 2009 Analog Devices, Inc.
|
17 |
|
|
**
|
18 |
|
|
************************************************************************************
|
19 |
|
|
**
|
20 |
|
|
** This include file contains a list of macro "defines" to enable the programmer
|
21 |
|
|
** to use symbolic names for the registers common to the ADSP-BF52x peripherals.
|
22 |
|
|
**
|
23 |
|
|
***************************************************************/
|
24 |
|
|
|
25 |
|
|
#ifndef _CDEF_BF52X_H
|
26 |
|
|
#define _CDEF_BF52X_H
|
27 |
|
|
|
28 |
|
|
#include <defBF52x_base.h>
|
29 |
|
|
|
30 |
|
|
#ifdef _MISRA_RULES
|
31 |
|
|
#pragma diag(push)
|
32 |
|
|
#pragma diag(suppress:misra_rule_19_4:"some macro definitions not MISRA compliant")
|
33 |
|
|
#endif /* _MISRA_RULES */
|
34 |
|
|
|
35 |
|
|
/* ==== begin from cdefBF534.h ==== */
|
36 |
|
|
|
37 |
|
|
#ifndef _PTR_TO_VOL_VOID_PTR
|
38 |
|
|
#ifndef _USE_LEGACY_CDEF_BEHAVIOUR
|
39 |
|
|
#define _PTR_TO_VOL_VOID_PTR (void * volatile *)
|
40 |
|
|
#else
|
41 |
|
|
#define _PTR_TO_VOL_VOID_PTR (volatile void **)
|
42 |
|
|
#endif
|
43 |
|
|
#endif
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
/* Clock and System Control (0xFFC00000 - 0xFFC000FF) */
|
47 |
|
|
#define pPLL_CTL ((volatile unsigned short *)PLL_CTL)
|
48 |
|
|
#define pPLL_DIV ((volatile unsigned short *)PLL_DIV)
|
49 |
|
|
#define pVR_CTL ((volatile unsigned short *)VR_CTL)
|
50 |
|
|
#define pPLL_STAT ((volatile unsigned short *)PLL_STAT)
|
51 |
|
|
#define pPLL_LOCKCNT ((volatile unsigned short *)PLL_LOCKCNT)
|
52 |
|
|
#define pCHIPID ((volatile unsigned long*)CHIPID)
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */
|
56 |
|
|
#define pSWRST ((volatile unsigned short *)SWRST)
|
57 |
|
|
#define pSYSCR ((volatile unsigned short *)SYSCR)
|
58 |
|
|
|
59 |
|
|
#define pSIC_IMASK0 ((volatile unsigned long *)SIC_IMASK0)
|
60 |
|
|
/* legacy register name (below) provided for backwards code compatibility */
|
61 |
|
|
#define pSIC_IMASK ((volatile unsigned long *)SIC_IMASK0)
|
62 |
|
|
|
63 |
|
|
#define pSIC_IAR0 ((volatile unsigned long *)SIC_IAR0)
|
64 |
|
|
#define pSIC_IAR1 ((volatile unsigned long *)SIC_IAR1)
|
65 |
|
|
#define pSIC_IAR2 ((volatile unsigned long *)SIC_IAR2)
|
66 |
|
|
#define pSIC_IAR3 ((volatile unsigned long *)SIC_IAR3)
|
67 |
|
|
|
68 |
|
|
#define pSIC_ISR0 ((volatile unsigned long *)SIC_ISR0)
|
69 |
|
|
/* legacy register name (below) provided for backwards code compatibility */
|
70 |
|
|
#define pSIC_ISR ((volatile unsigned long *)SIC_ISR0)
|
71 |
|
|
|
72 |
|
|
#define pSIC_IWR0 ((volatile unsigned long *)SIC_IWR0)
|
73 |
|
|
/* legacy register name (below) provided for backwards code compatibility */
|
74 |
|
|
#define pSIC_IWR ((volatile unsigned long *)SIC_IWR0)
|
75 |
|
|
|
76 |
|
|
/* SIC Additions to ADSP-BF52x (0xFFC0014C - 0xFFC00162) */
|
77 |
|
|
|
78 |
|
|
#define pSIC_IMASK1 ((volatile unsigned long *)SIC_IMASK1)
|
79 |
|
|
#define pSIC_IAR4 ((volatile unsigned long *)SIC_IAR4)
|
80 |
|
|
#define pSIC_IAR5 ((volatile unsigned long *)SIC_IAR5)
|
81 |
|
|
#define pSIC_IAR6 ((volatile unsigned long *)SIC_IAR6)
|
82 |
|
|
#define pSIC_IAR7 ((volatile unsigned long *)SIC_IAR7)
|
83 |
|
|
#define pSIC_ISR1 ((volatile unsigned long *)SIC_ISR1)
|
84 |
|
|
#define pSIC_IWR1 ((volatile unsigned long *)SIC_IWR1)
|
85 |
|
|
|
86 |
|
|
/* Watchdog Timer (0xFFC00200 - 0xFFC002FF) */
|
87 |
|
|
#define pWDOG_CTL ((volatile unsigned short *)WDOG_CTL)
|
88 |
|
|
#define pWDOG_CNT ((volatile unsigned long *)WDOG_CNT)
|
89 |
|
|
#define pWDOG_STAT ((volatile unsigned long *)WDOG_STAT)
|
90 |
|
|
|
91 |
|
|
|
92 |
|
|
/* Real Time Clock (0xFFC00300 - 0xFFC003FF) */
|
93 |
|
|
#define pRTC_STAT ((volatile unsigned long *)RTC_STAT)
|
94 |
|
|
#define pRTC_ICTL ((volatile unsigned short *)RTC_ICTL)
|
95 |
|
|
#define pRTC_ISTAT ((volatile unsigned short *)RTC_ISTAT)
|
96 |
|
|
#define pRTC_SWCNT ((volatile unsigned short *)RTC_SWCNT)
|
97 |
|
|
#define pRTC_ALARM ((volatile unsigned long *)RTC_ALARM)
|
98 |
|
|
#define pRTC_FAST ((volatile unsigned short *)RTC_FAST)
|
99 |
|
|
#define pRTC_PREN ((volatile unsigned short *)RTC_PREN)
|
100 |
|
|
|
101 |
|
|
|
102 |
|
|
/* UART0 Controller (0xFFC00400 - 0xFFC004FF) */
|
103 |
|
|
#define pUART0_THR ((volatile unsigned short *)UART0_THR)
|
104 |
|
|
#define pUART0_RBR ((volatile unsigned short *)UART0_RBR)
|
105 |
|
|
#define pUART0_DLL ((volatile unsigned short *)UART0_DLL)
|
106 |
|
|
#define pUART0_IER ((volatile unsigned short *)UART0_IER)
|
107 |
|
|
#define pUART0_DLH ((volatile unsigned short *)UART0_DLH)
|
108 |
|
|
#define pUART0_IIR ((volatile unsigned short *)UART0_IIR)
|
109 |
|
|
#define pUART0_LCR ((volatile unsigned short *)UART0_LCR)
|
110 |
|
|
#define pUART0_MCR ((volatile unsigned short *)UART0_MCR)
|
111 |
|
|
#define pUART0_LSR ((volatile unsigned short *)UART0_LSR)
|
112 |
|
|
#define pUART0_MSR ((volatile unsigned short *)UART0_LSR)
|
113 |
|
|
#define pUART0_SCR ((volatile unsigned short *)UART0_SCR)
|
114 |
|
|
#define pUART0_GCTL ((volatile unsigned short *)UART0_GCTL)
|
115 |
|
|
|
116 |
|
|
|
117 |
|
|
/* SPI Controller (0xFFC00500 - 0xFFC005FF) */
|
118 |
|
|
#define pSPI_CTL ((volatile unsigned short *)SPI_CTL)
|
119 |
|
|
#define pSPI_FLG ((volatile unsigned short *)SPI_FLG)
|
120 |
|
|
#define pSPI_STAT ((volatile unsigned short *)SPI_STAT)
|
121 |
|
|
#define pSPI_TDBR ((volatile unsigned short *)SPI_TDBR)
|
122 |
|
|
#define pSPI_RDBR ((volatile unsigned short *)SPI_RDBR)
|
123 |
|
|
#define pSPI_BAUD ((volatile unsigned short *)SPI_BAUD)
|
124 |
|
|
#define pSPI_SHADOW ((volatile unsigned short *)SPI_SHADOW)
|
125 |
|
|
|
126 |
|
|
|
127 |
|
|
/* TIMER0-7 Registers (0xFFC00600 - 0xFFC006FF) */
|
128 |
|
|
#define pTIMER0_CONFIG ((volatile unsigned short *)TIMER0_CONFIG)
|
129 |
|
|
#define pTIMER0_COUNTER ((volatile unsigned long *)TIMER0_COUNTER)
|
130 |
|
|
#define pTIMER0_PERIOD ((volatile unsigned long *)TIMER0_PERIOD)
|
131 |
|
|
#define pTIMER0_WIDTH ((volatile unsigned long *)TIMER0_WIDTH)
|
132 |
|
|
|
133 |
|
|
#define pTIMER1_CONFIG ((volatile unsigned short *)TIMER1_CONFIG)
|
134 |
|
|
#define pTIMER1_COUNTER ((volatile unsigned long *)TIMER1_COUNTER)
|
135 |
|
|
#define pTIMER1_PERIOD ((volatile unsigned long *)TIMER1_PERIOD)
|
136 |
|
|
#define pTIMER1_WIDTH ((volatile unsigned long *)TIMER1_WIDTH)
|
137 |
|
|
|
138 |
|
|
#define pTIMER2_CONFIG ((volatile unsigned short *)TIMER2_CONFIG)
|
139 |
|
|
#define pTIMER2_COUNTER ((volatile unsigned long *)TIMER2_COUNTER)
|
140 |
|
|
#define pTIMER2_PERIOD ((volatile unsigned long *)TIMER2_PERIOD)
|
141 |
|
|
#define pTIMER2_WIDTH ((volatile unsigned long *)TIMER2_WIDTH)
|
142 |
|
|
|
143 |
|
|
#define pTIMER3_CONFIG ((volatile unsigned short *)TIMER3_CONFIG)
|
144 |
|
|
#define pTIMER3_COUNTER ((volatile unsigned long *)TIMER3_COUNTER)
|
145 |
|
|
#define pTIMER3_PERIOD ((volatile unsigned long *)TIMER3_PERIOD)
|
146 |
|
|
#define pTIMER3_WIDTH ((volatile unsigned long *)TIMER3_WIDTH)
|
147 |
|
|
|
148 |
|
|
#define pTIMER4_CONFIG ((volatile unsigned short *)TIMER4_CONFIG)
|
149 |
|
|
#define pTIMER4_COUNTER ((volatile unsigned long *)TIMER4_COUNTER)
|
150 |
|
|
#define pTIMER4_PERIOD ((volatile unsigned long *)TIMER4_PERIOD)
|
151 |
|
|
#define pTIMER4_WIDTH ((volatile unsigned long *)TIMER4_WIDTH)
|
152 |
|
|
|
153 |
|
|
#define pTIMER5_CONFIG ((volatile unsigned short *)TIMER5_CONFIG)
|
154 |
|
|
#define pTIMER5_COUNTER ((volatile unsigned long *)TIMER5_COUNTER)
|
155 |
|
|
#define pTIMER5_PERIOD ((volatile unsigned long *)TIMER5_PERIOD)
|
156 |
|
|
#define pTIMER5_WIDTH ((volatile unsigned long *)TIMER5_WIDTH)
|
157 |
|
|
|
158 |
|
|
#define pTIMER6_CONFIG ((volatile unsigned short *)TIMER6_CONFIG)
|
159 |
|
|
#define pTIMER6_COUNTER ((volatile unsigned long *)TIMER6_COUNTER)
|
160 |
|
|
#define pTIMER6_PERIOD ((volatile unsigned long *)TIMER6_PERIOD)
|
161 |
|
|
#define pTIMER6_WIDTH ((volatile unsigned long *)TIMER6_WIDTH)
|
162 |
|
|
|
163 |
|
|
#define pTIMER7_CONFIG ((volatile unsigned short *)TIMER7_CONFIG)
|
164 |
|
|
#define pTIMER7_COUNTER ((volatile unsigned long *)TIMER7_COUNTER)
|
165 |
|
|
#define pTIMER7_PERIOD ((volatile unsigned long *)TIMER7_PERIOD)
|
166 |
|
|
#define pTIMER7_WIDTH ((volatile unsigned long *)TIMER7_WIDTH)
|
167 |
|
|
|
168 |
|
|
#define pTIMER_ENABLE ((volatile unsigned short *)TIMER_ENABLE)
|
169 |
|
|
#define pTIMER_DISABLE ((volatile unsigned short *)TIMER_DISABLE)
|
170 |
|
|
#define pTIMER_STATUS ((volatile unsigned long *)TIMER_STATUS)
|
171 |
|
|
|
172 |
|
|
|
173 |
|
|
/* General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF) */
|
174 |
|
|
#define pPORTFIO ((volatile unsigned short *)PORTFIO)
|
175 |
|
|
#define pPORTFIO_CLEAR ((volatile unsigned short *)PORTFIO_CLEAR)
|
176 |
|
|
#define pPORTFIO_SET ((volatile unsigned short *)PORTFIO_SET)
|
177 |
|
|
#define pPORTFIO_TOGGLE ((volatile unsigned short *)PORTFIO_TOGGLE)
|
178 |
|
|
#define pPORTFIO_MASKA ((volatile unsigned short *)PORTFIO_MASKA)
|
179 |
|
|
#define pPORTFIO_MASKA_CLEAR ((volatile unsigned short *)PORTFIO_MASKA_CLEAR)
|
180 |
|
|
#define pPORTFIO_MASKA_SET ((volatile unsigned short *)PORTFIO_MASKA_SET)
|
181 |
|
|
#define pPORTFIO_MASKA_TOGGLE ((volatile unsigned short *)PORTFIO_MASKA_TOGGLE)
|
182 |
|
|
#define pPORTFIO_MASKB ((volatile unsigned short *)PORTFIO_MASKB)
|
183 |
|
|
#define pPORTFIO_MASKB_CLEAR ((volatile unsigned short *)PORTFIO_MASKB_CLEAR)
|
184 |
|
|
#define pPORTFIO_MASKB_SET ((volatile unsigned short *)PORTFIO_MASKB_SET)
|
185 |
|
|
#define pPORTFIO_MASKB_TOGGLE ((volatile unsigned short *)PORTFIO_MASKB_TOGGLE)
|
186 |
|
|
#define pPORTFIO_DIR ((volatile unsigned short *)PORTFIO_DIR)
|
187 |
|
|
#define pPORTFIO_POLAR ((volatile unsigned short *)PORTFIO_POLAR)
|
188 |
|
|
#define pPORTFIO_EDGE ((volatile unsigned short *)PORTFIO_EDGE)
|
189 |
|
|
#define pPORTFIO_BOTH ((volatile unsigned short *)PORTFIO_BOTH)
|
190 |
|
|
#define pPORTFIO_INEN ((volatile unsigned short *)PORTFIO_INEN)
|
191 |
|
|
|
192 |
|
|
|
193 |
|
|
/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */
|
194 |
|
|
#define pSPORT0_TCR1 ((volatile unsigned short *)SPORT0_TCR1)
|
195 |
|
|
#define pSPORT0_TCR2 ((volatile unsigned short *)SPORT0_TCR2)
|
196 |
|
|
#define pSPORT0_TCLKDIV ((volatile unsigned short *)SPORT0_TCLKDIV)
|
197 |
|
|
#define pSPORT0_TFSDIV ((volatile unsigned short *)SPORT0_TFSDIV)
|
198 |
|
|
#define pSPORT0_TX ((volatile unsigned long *)SPORT0_TX)
|
199 |
|
|
#define pSPORT0_RX ((volatile unsigned long *)SPORT0_RX)
|
200 |
|
|
#define pSPORT0_TX32 ((volatile unsigned long *)SPORT0_TX)
|
201 |
|
|
#define pSPORT0_RX32 ((volatile unsigned long *)SPORT0_RX)
|
202 |
|
|
#define pSPORT0_TX16 ((volatile unsigned short *)SPORT0_TX)
|
203 |
|
|
#define pSPORT0_RX16 ((volatile unsigned short *)SPORT0_RX)
|
204 |
|
|
#define pSPORT0_RCR1 ((volatile unsigned short *)SPORT0_RCR1)
|
205 |
|
|
#define pSPORT0_RCR2 ((volatile unsigned short *)SPORT0_RCR2)
|
206 |
|
|
#define pSPORT0_RCLKDIV ((volatile unsigned short *)SPORT0_RCLKDIV)
|
207 |
|
|
#define pSPORT0_RFSDIV ((volatile unsigned short *)SPORT0_RFSDIV)
|
208 |
|
|
#define pSPORT0_STAT ((volatile unsigned short *)SPORT0_STAT)
|
209 |
|
|
#define pSPORT0_CHNL ((volatile unsigned short *)SPORT0_CHNL)
|
210 |
|
|
#define pSPORT0_MCMC1 ((volatile unsigned short *)SPORT0_MCMC1)
|
211 |
|
|
#define pSPORT0_MCMC2 ((volatile unsigned short *)SPORT0_MCMC2)
|
212 |
|
|
#define pSPORT0_MTCS0 ((volatile unsigned long *)SPORT0_MTCS0)
|
213 |
|
|
#define pSPORT0_MTCS1 ((volatile unsigned long *)SPORT0_MTCS1)
|
214 |
|
|
#define pSPORT0_MTCS2 ((volatile unsigned long *)SPORT0_MTCS2)
|
215 |
|
|
#define pSPORT0_MTCS3 ((volatile unsigned long *)SPORT0_MTCS3)
|
216 |
|
|
#define pSPORT0_MRCS0 ((volatile unsigned long *)SPORT0_MRCS0)
|
217 |
|
|
#define pSPORT0_MRCS1 ((volatile unsigned long *)SPORT0_MRCS1)
|
218 |
|
|
#define pSPORT0_MRCS2 ((volatile unsigned long *)SPORT0_MRCS2)
|
219 |
|
|
#define pSPORT0_MRCS3 ((volatile unsigned long *)SPORT0_MRCS3)
|
220 |
|
|
|
221 |
|
|
|
222 |
|
|
/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */
|
223 |
|
|
#define pSPORT1_TCR1 ((volatile unsigned short *)SPORT1_TCR1)
|
224 |
|
|
#define pSPORT1_TCR2 ((volatile unsigned short *)SPORT1_TCR2)
|
225 |
|
|
#define pSPORT1_TCLKDIV ((volatile unsigned short *)SPORT1_TCLKDIV)
|
226 |
|
|
#define pSPORT1_TFSDIV ((volatile unsigned short *)SPORT1_TFSDIV)
|
227 |
|
|
#define pSPORT1_TX ((volatile unsigned long *)SPORT1_TX)
|
228 |
|
|
#define pSPORT1_RX ((volatile unsigned long *)SPORT1_RX)
|
229 |
|
|
#define pSPORT1_TX32 ((volatile unsigned long *)SPORT1_TX)
|
230 |
|
|
#define pSPORT1_RX32 ((volatile unsigned long *)SPORT1_RX)
|
231 |
|
|
#define pSPORT1_TX16 ((volatile unsigned short *)SPORT1_TX)
|
232 |
|
|
#define pSPORT1_RX16 ((volatile unsigned short *)SPORT1_RX)
|
233 |
|
|
#define pSPORT1_RCR1 ((volatile unsigned short *)SPORT1_RCR1)
|
234 |
|
|
#define pSPORT1_RCR2 ((volatile unsigned short *)SPORT1_RCR2)
|
235 |
|
|
#define pSPORT1_RCLKDIV ((volatile unsigned short *)SPORT1_RCLKDIV)
|
236 |
|
|
#define pSPORT1_RFSDIV ((volatile unsigned short *)SPORT1_RFSDIV)
|
237 |
|
|
#define pSPORT1_STAT ((volatile unsigned short *)SPORT1_STAT)
|
238 |
|
|
#define pSPORT1_CHNL ((volatile unsigned short *)SPORT1_CHNL)
|
239 |
|
|
#define pSPORT1_MCMC1 ((volatile unsigned short *)SPORT1_MCMC1)
|
240 |
|
|
#define pSPORT1_MCMC2 ((volatile unsigned short *)SPORT1_MCMC2)
|
241 |
|
|
#define pSPORT1_MTCS0 ((volatile unsigned long *)SPORT1_MTCS0)
|
242 |
|
|
#define pSPORT1_MTCS1 ((volatile unsigned long *)SPORT1_MTCS1)
|
243 |
|
|
#define pSPORT1_MTCS2 ((volatile unsigned long *)SPORT1_MTCS2)
|
244 |
|
|
#define pSPORT1_MTCS3 ((volatile unsigned long *)SPORT1_MTCS3)
|
245 |
|
|
#define pSPORT1_MRCS0 ((volatile unsigned long *)SPORT1_MRCS0)
|
246 |
|
|
#define pSPORT1_MRCS1 ((volatile unsigned long *)SPORT1_MRCS1)
|
247 |
|
|
#define pSPORT1_MRCS2 ((volatile unsigned long *)SPORT1_MRCS2)
|
248 |
|
|
#define pSPORT1_MRCS3 ((volatile unsigned long *)SPORT1_MRCS3)
|
249 |
|
|
|
250 |
|
|
|
251 |
|
|
/* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */
|
252 |
|
|
#define pEBIU_AMGCTL ((volatile unsigned short *)EBIU_AMGCTL)
|
253 |
|
|
#define pEBIU_AMBCTL0 ((volatile unsigned long *)EBIU_AMBCTL0)
|
254 |
|
|
#define pEBIU_AMBCTL1 ((volatile unsigned long *)EBIU_AMBCTL1)
|
255 |
|
|
#define pEBIU_SDGCTL ((volatile unsigned long *)EBIU_SDGCTL)
|
256 |
|
|
#define pEBIU_SDBCTL ((volatile unsigned short *)EBIU_SDBCTL)
|
257 |
|
|
#define pEBIU_SDRRC ((volatile unsigned short *)EBIU_SDRRC)
|
258 |
|
|
#define pEBIU_SDSTAT ((volatile unsigned short *)EBIU_SDSTAT)
|
259 |
|
|
|
260 |
|
|
|
261 |
|
|
/* DMA Traffic Control Registers */
|
262 |
|
|
#define pDMA_TC_PER ((volatile unsigned short *)DMA_TC_PER)
|
263 |
|
|
#define pDMA_TC_CNT ((volatile unsigned short *)DMA_TC_CNT)
|
264 |
|
|
|
265 |
|
|
/* Alternate deprecated register names (below) provided for backwards code compatibility */
|
266 |
|
|
#define pDMA_TCPER ((volatile unsigned short *)DMA_TCPER)
|
267 |
|
|
#define pDMA_TCCNT ((volatile unsigned short *)DMA_TCCNT)
|
268 |
|
|
|
269 |
|
|
/* DMA Controller */
|
270 |
|
|
#define pDMA0_CONFIG ((volatile unsigned short *)DMA0_CONFIG)
|
271 |
|
|
#define pDMA0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_NEXT_DESC_PTR)
|
272 |
|
|
#define pDMA0_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_START_ADDR)
|
273 |
|
|
#define pDMA0_X_COUNT ((volatile unsigned short *)DMA0_X_COUNT)
|
274 |
|
|
#define pDMA0_Y_COUNT ((volatile unsigned short *)DMA0_Y_COUNT)
|
275 |
|
|
#define pDMA0_X_MODIFY ((volatile signed short *)DMA0_X_MODIFY)
|
276 |
|
|
#define pDMA0_Y_MODIFY ((volatile signed short *)DMA0_Y_MODIFY)
|
277 |
|
|
#define pDMA0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_DESC_PTR)
|
278 |
|
|
#define pDMA0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_ADDR)
|
279 |
|
|
#define pDMA0_CURR_X_COUNT ((volatile unsigned short *)DMA0_CURR_X_COUNT)
|
280 |
|
|
#define pDMA0_CURR_Y_COUNT ((volatile unsigned short *)DMA0_CURR_Y_COUNT)
|
281 |
|
|
#define pDMA0_IRQ_STATUS ((volatile unsigned short *)DMA0_IRQ_STATUS)
|
282 |
|
|
#define pDMA0_PERIPHERAL_MAP ((volatile unsigned short *)DMA0_PERIPHERAL_MAP)
|
283 |
|
|
|
284 |
|
|
#define pDMA1_CONFIG ((volatile unsigned short *)DMA1_CONFIG)
|
285 |
|
|
#define pDMA1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_NEXT_DESC_PTR)
|
286 |
|
|
#define pDMA1_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_START_ADDR)
|
287 |
|
|
#define pDMA1_X_COUNT ((volatile unsigned short *)DMA1_X_COUNT)
|
288 |
|
|
#define pDMA1_Y_COUNT ((volatile unsigned short *)DMA1_Y_COUNT)
|
289 |
|
|
#define pDMA1_X_MODIFY ((volatile signed short *)DMA1_X_MODIFY)
|
290 |
|
|
#define pDMA1_Y_MODIFY ((volatile signed short *)DMA1_Y_MODIFY)
|
291 |
|
|
#define pDMA1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_DESC_PTR)
|
292 |
|
|
#define pDMA1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_ADDR)
|
293 |
|
|
#define pDMA1_CURR_X_COUNT ((volatile unsigned short *)DMA1_CURR_X_COUNT)
|
294 |
|
|
#define pDMA1_CURR_Y_COUNT ((volatile unsigned short *)DMA1_CURR_Y_COUNT)
|
295 |
|
|
#define pDMA1_IRQ_STATUS ((volatile unsigned short *)DMA1_IRQ_STATUS)
|
296 |
|
|
#define pDMA1_PERIPHERAL_MAP ((volatile unsigned short *)DMA1_PERIPHERAL_MAP)
|
297 |
|
|
|
298 |
|
|
#define pDMA2_CONFIG ((volatile unsigned short *)DMA2_CONFIG)
|
299 |
|
|
#define pDMA2_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_NEXT_DESC_PTR)
|
300 |
|
|
#define pDMA2_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_START_ADDR)
|
301 |
|
|
#define pDMA2_X_COUNT ((volatile unsigned short *)DMA2_X_COUNT)
|
302 |
|
|
#define pDMA2_Y_COUNT ((volatile unsigned short *)DMA2_Y_COUNT)
|
303 |
|
|
#define pDMA2_X_MODIFY ((volatile signed short *)DMA2_X_MODIFY)
|
304 |
|
|
#define pDMA2_Y_MODIFY ((volatile signed short *)DMA2_Y_MODIFY)
|
305 |
|
|
#define pDMA2_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_DESC_PTR)
|
306 |
|
|
#define pDMA2_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_ADDR)
|
307 |
|
|
#define pDMA2_CURR_X_COUNT ((volatile unsigned short *)DMA2_CURR_X_COUNT)
|
308 |
|
|
#define pDMA2_CURR_Y_COUNT ((volatile unsigned short *)DMA2_CURR_Y_COUNT)
|
309 |
|
|
#define pDMA2_IRQ_STATUS ((volatile unsigned short *)DMA2_IRQ_STATUS)
|
310 |
|
|
#define pDMA2_PERIPHERAL_MAP ((volatile unsigned short *)DMA2_PERIPHERAL_MAP)
|
311 |
|
|
|
312 |
|
|
#define pDMA3_CONFIG ((volatile unsigned short *)DMA3_CONFIG)
|
313 |
|
|
#define pDMA3_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_NEXT_DESC_PTR)
|
314 |
|
|
#define pDMA3_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_START_ADDR)
|
315 |
|
|
#define pDMA3_X_COUNT ((volatile unsigned short *)DMA3_X_COUNT)
|
316 |
|
|
#define pDMA3_Y_COUNT ((volatile unsigned short *)DMA3_Y_COUNT)
|
317 |
|
|
#define pDMA3_X_MODIFY ((volatile signed short *)DMA3_X_MODIFY)
|
318 |
|
|
#define pDMA3_Y_MODIFY ((volatile signed short *)DMA3_Y_MODIFY)
|
319 |
|
|
#define pDMA3_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_DESC_PTR)
|
320 |
|
|
#define pDMA3_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_ADDR)
|
321 |
|
|
#define pDMA3_CURR_X_COUNT ((volatile unsigned short *)DMA3_CURR_X_COUNT)
|
322 |
|
|
#define pDMA3_CURR_Y_COUNT ((volatile unsigned short *)DMA3_CURR_Y_COUNT)
|
323 |
|
|
#define pDMA3_IRQ_STATUS ((volatile unsigned short *)DMA3_IRQ_STATUS)
|
324 |
|
|
#define pDMA3_PERIPHERAL_MAP ((volatile unsigned short *)DMA3_PERIPHERAL_MAP)
|
325 |
|
|
|
326 |
|
|
#define pDMA4_CONFIG ((volatile unsigned short *)DMA4_CONFIG)
|
327 |
|
|
#define pDMA4_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_NEXT_DESC_PTR)
|
328 |
|
|
#define pDMA4_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_START_ADDR)
|
329 |
|
|
#define pDMA4_X_COUNT ((volatile unsigned short *)DMA4_X_COUNT)
|
330 |
|
|
#define pDMA4_Y_COUNT ((volatile unsigned short *)DMA4_Y_COUNT)
|
331 |
|
|
#define pDMA4_X_MODIFY ((volatile signed short *)DMA4_X_MODIFY)
|
332 |
|
|
#define pDMA4_Y_MODIFY ((volatile signed short *)DMA4_Y_MODIFY)
|
333 |
|
|
#define pDMA4_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_DESC_PTR)
|
334 |
|
|
#define pDMA4_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_ADDR)
|
335 |
|
|
#define pDMA4_CURR_X_COUNT ((volatile unsigned short *)DMA4_CURR_X_COUNT)
|
336 |
|
|
#define pDMA4_CURR_Y_COUNT ((volatile unsigned short *)DMA4_CURR_Y_COUNT)
|
337 |
|
|
#define pDMA4_IRQ_STATUS ((volatile unsigned short *)DMA4_IRQ_STATUS)
|
338 |
|
|
#define pDMA4_PERIPHERAL_MAP ((volatile unsigned short *)DMA4_PERIPHERAL_MAP)
|
339 |
|
|
|
340 |
|
|
#define pDMA5_CONFIG ((volatile unsigned short *)DMA5_CONFIG)
|
341 |
|
|
#define pDMA5_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_NEXT_DESC_PTR)
|
342 |
|
|
#define pDMA5_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_START_ADDR)
|
343 |
|
|
#define pDMA5_X_COUNT ((volatile unsigned short *)DMA5_X_COUNT)
|
344 |
|
|
#define pDMA5_Y_COUNT ((volatile unsigned short *)DMA5_Y_COUNT)
|
345 |
|
|
#define pDMA5_X_MODIFY ((volatile signed short *)DMA5_X_MODIFY)
|
346 |
|
|
#define pDMA5_Y_MODIFY ((volatile signed short *)DMA5_Y_MODIFY)
|
347 |
|
|
#define pDMA5_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_DESC_PTR)
|
348 |
|
|
#define pDMA5_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_ADDR)
|
349 |
|
|
#define pDMA5_CURR_X_COUNT ((volatile unsigned short *)DMA5_CURR_X_COUNT)
|
350 |
|
|
#define pDMA5_CURR_Y_COUNT ((volatile unsigned short *)DMA5_CURR_Y_COUNT)
|
351 |
|
|
#define pDMA5_IRQ_STATUS ((volatile unsigned short *)DMA5_IRQ_STATUS)
|
352 |
|
|
#define pDMA5_PERIPHERAL_MAP ((volatile unsigned short *)DMA5_PERIPHERAL_MAP)
|
353 |
|
|
|
354 |
|
|
#define pDMA6_CONFIG ((volatile unsigned short *)DMA6_CONFIG)
|
355 |
|
|
#define pDMA6_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_NEXT_DESC_PTR)
|
356 |
|
|
#define pDMA6_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_START_ADDR)
|
357 |
|
|
#define pDMA6_X_COUNT ((volatile unsigned short *)DMA6_X_COUNT)
|
358 |
|
|
#define pDMA6_Y_COUNT ((volatile unsigned short *)DMA6_Y_COUNT)
|
359 |
|
|
#define pDMA6_X_MODIFY ((volatile signed short *)DMA6_X_MODIFY)
|
360 |
|
|
#define pDMA6_Y_MODIFY ((volatile signed short *)DMA6_Y_MODIFY)
|
361 |
|
|
#define pDMA6_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_DESC_PTR)
|
362 |
|
|
#define pDMA6_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_ADDR)
|
363 |
|
|
#define pDMA6_CURR_X_COUNT ((volatile unsigned short *)DMA6_CURR_X_COUNT)
|
364 |
|
|
#define pDMA6_CURR_Y_COUNT ((volatile unsigned short *)DMA6_CURR_Y_COUNT)
|
365 |
|
|
#define pDMA6_IRQ_STATUS ((volatile unsigned short *)DMA6_IRQ_STATUS)
|
366 |
|
|
#define pDMA6_PERIPHERAL_MAP ((volatile unsigned short *)DMA6_PERIPHERAL_MAP)
|
367 |
|
|
|
368 |
|
|
#define pDMA7_CONFIG ((volatile unsigned short *)DMA7_CONFIG)
|
369 |
|
|
#define pDMA7_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_NEXT_DESC_PTR)
|
370 |
|
|
#define pDMA7_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_START_ADDR)
|
371 |
|
|
#define pDMA7_X_COUNT ((volatile unsigned short *)DMA7_X_COUNT)
|
372 |
|
|
#define pDMA7_Y_COUNT ((volatile unsigned short *)DMA7_Y_COUNT)
|
373 |
|
|
#define pDMA7_X_MODIFY ((volatile signed short *)DMA7_X_MODIFY)
|
374 |
|
|
#define pDMA7_Y_MODIFY ((volatile signed short *)DMA7_Y_MODIFY)
|
375 |
|
|
#define pDMA7_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_DESC_PTR)
|
376 |
|
|
#define pDMA7_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_ADDR)
|
377 |
|
|
#define pDMA7_CURR_X_COUNT ((volatile unsigned short *)DMA7_CURR_X_COUNT)
|
378 |
|
|
#define pDMA7_CURR_Y_COUNT ((volatile unsigned short *)DMA7_CURR_Y_COUNT)
|
379 |
|
|
#define pDMA7_IRQ_STATUS ((volatile unsigned short *)DMA7_IRQ_STATUS)
|
380 |
|
|
#define pDMA7_PERIPHERAL_MAP ((volatile unsigned short *)DMA7_PERIPHERAL_MAP)
|
381 |
|
|
|
382 |
|
|
#define pDMA8_CONFIG ((volatile unsigned short *)DMA8_CONFIG)
|
383 |
|
|
#define pDMA8_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA8_NEXT_DESC_PTR)
|
384 |
|
|
#define pDMA8_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA8_START_ADDR)
|
385 |
|
|
#define pDMA8_X_COUNT ((volatile unsigned short *)DMA8_X_COUNT)
|
386 |
|
|
#define pDMA8_Y_COUNT ((volatile unsigned short *)DMA8_Y_COUNT)
|
387 |
|
|
#define pDMA8_X_MODIFY ((volatile signed short *)DMA8_X_MODIFY)
|
388 |
|
|
#define pDMA8_Y_MODIFY ((volatile signed short *)DMA8_Y_MODIFY)
|
389 |
|
|
#define pDMA8_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA8_CURR_DESC_PTR)
|
390 |
|
|
#define pDMA8_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA8_CURR_ADDR)
|
391 |
|
|
#define pDMA8_CURR_X_COUNT ((volatile unsigned short *)DMA8_CURR_X_COUNT)
|
392 |
|
|
#define pDMA8_CURR_Y_COUNT ((volatile unsigned short *)DMA8_CURR_Y_COUNT)
|
393 |
|
|
#define pDMA8_IRQ_STATUS ((volatile unsigned short *)DMA8_IRQ_STATUS)
|
394 |
|
|
#define pDMA8_PERIPHERAL_MAP ((volatile unsigned short *)DMA8_PERIPHERAL_MAP)
|
395 |
|
|
|
396 |
|
|
#define pDMA9_CONFIG ((volatile unsigned short *)DMA9_CONFIG)
|
397 |
|
|
#define pDMA9_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA9_NEXT_DESC_PTR)
|
398 |
|
|
#define pDMA9_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA9_START_ADDR)
|
399 |
|
|
#define pDMA9_X_COUNT ((volatile unsigned short *)DMA9_X_COUNT)
|
400 |
|
|
#define pDMA9_Y_COUNT ((volatile unsigned short *)DMA9_Y_COUNT)
|
401 |
|
|
#define pDMA9_X_MODIFY ((volatile signed short *)DMA9_X_MODIFY)
|
402 |
|
|
#define pDMA9_Y_MODIFY ((volatile signed short *)DMA9_Y_MODIFY)
|
403 |
|
|
#define pDMA9_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA9_CURR_DESC_PTR)
|
404 |
|
|
#define pDMA9_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA9_CURR_ADDR)
|
405 |
|
|
#define pDMA9_CURR_X_COUNT ((volatile unsigned short *)DMA9_CURR_X_COUNT)
|
406 |
|
|
#define pDMA9_CURR_Y_COUNT ((volatile unsigned short *)DMA9_CURR_Y_COUNT)
|
407 |
|
|
#define pDMA9_IRQ_STATUS ((volatile unsigned short *)DMA9_IRQ_STATUS)
|
408 |
|
|
#define pDMA9_PERIPHERAL_MAP ((volatile unsigned short *)DMA9_PERIPHERAL_MAP)
|
409 |
|
|
|
410 |
|
|
#define pDMA10_CONFIG ((volatile unsigned short *)DMA10_CONFIG)
|
411 |
|
|
#define pDMA10_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA10_NEXT_DESC_PTR)
|
412 |
|
|
#define pDMA10_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA10_START_ADDR)
|
413 |
|
|
#define pDMA10_X_COUNT ((volatile unsigned short *)DMA10_X_COUNT)
|
414 |
|
|
#define pDMA10_Y_COUNT ((volatile unsigned short *)DMA10_Y_COUNT)
|
415 |
|
|
#define pDMA10_X_MODIFY ((volatile signed short *)DMA10_X_MODIFY)
|
416 |
|
|
#define pDMA10_Y_MODIFY ((volatile signed short *)DMA10_Y_MODIFY)
|
417 |
|
|
#define pDMA10_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA10_CURR_DESC_PTR)
|
418 |
|
|
#define pDMA10_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA10_CURR_ADDR)
|
419 |
|
|
#define pDMA10_CURR_X_COUNT ((volatile unsigned short *)DMA10_CURR_X_COUNT)
|
420 |
|
|
#define pDMA10_CURR_Y_COUNT ((volatile unsigned short *)DMA10_CURR_Y_COUNT)
|
421 |
|
|
#define pDMA10_IRQ_STATUS ((volatile unsigned short *)DMA10_IRQ_STATUS)
|
422 |
|
|
#define pDMA10_PERIPHERAL_MAP ((volatile unsigned short *)DMA10_PERIPHERAL_MAP)
|
423 |
|
|
|
424 |
|
|
#define pDMA11_CONFIG ((volatile unsigned short *)DMA11_CONFIG)
|
425 |
|
|
#define pDMA11_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA11_NEXT_DESC_PTR)
|
426 |
|
|
#define pDMA11_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA11_START_ADDR)
|
427 |
|
|
#define pDMA11_X_COUNT ((volatile unsigned short *)DMA11_X_COUNT)
|
428 |
|
|
#define pDMA11_Y_COUNT ((volatile unsigned short *)DMA11_Y_COUNT)
|
429 |
|
|
#define pDMA11_X_MODIFY ((volatile signed short *)DMA11_X_MODIFY)
|
430 |
|
|
#define pDMA11_Y_MODIFY ((volatile signed short *)DMA11_Y_MODIFY)
|
431 |
|
|
#define pDMA11_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA11_CURR_DESC_PTR)
|
432 |
|
|
#define pDMA11_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA11_CURR_ADDR)
|
433 |
|
|
#define pDMA11_CURR_X_COUNT ((volatile unsigned short *)DMA11_CURR_X_COUNT)
|
434 |
|
|
#define pDMA11_CURR_Y_COUNT ((volatile unsigned short *)DMA11_CURR_Y_COUNT)
|
435 |
|
|
#define pDMA11_IRQ_STATUS ((volatile unsigned short *)DMA11_IRQ_STATUS)
|
436 |
|
|
#define pDMA11_PERIPHERAL_MAP ((volatile unsigned short *)DMA11_PERIPHERAL_MAP)
|
437 |
|
|
|
438 |
|
|
#define pMDMA_D0_CONFIG ((volatile unsigned short *)MDMA_D0_CONFIG)
|
439 |
|
|
#define pMDMA_D0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_NEXT_DESC_PTR)
|
440 |
|
|
#define pMDMA_D0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_START_ADDR)
|
441 |
|
|
#define pMDMA_D0_X_COUNT ((volatile unsigned short *)MDMA_D0_X_COUNT)
|
442 |
|
|
#define pMDMA_D0_Y_COUNT ((volatile unsigned short *)MDMA_D0_Y_COUNT)
|
443 |
|
|
#define pMDMA_D0_X_MODIFY ((volatile signed short *)MDMA_D0_X_MODIFY)
|
444 |
|
|
#define pMDMA_D0_Y_MODIFY ((volatile signed short *)MDMA_D0_Y_MODIFY)
|
445 |
|
|
#define pMDMA_D0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_DESC_PTR)
|
446 |
|
|
#define pMDMA_D0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_ADDR)
|
447 |
|
|
#define pMDMA_D0_CURR_X_COUNT ((volatile unsigned short *)MDMA_D0_CURR_X_COUNT)
|
448 |
|
|
#define pMDMA_D0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D0_CURR_Y_COUNT)
|
449 |
|
|
#define pMDMA_D0_IRQ_STATUS ((volatile unsigned short *)MDMA_D0_IRQ_STATUS)
|
450 |
|
|
#define pMDMA_D0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D0_PERIPHERAL_MAP)
|
451 |
|
|
|
452 |
|
|
#define pMDMA_S0_CONFIG ((volatile unsigned short *)MDMA_S0_CONFIG)
|
453 |
|
|
#define pMDMA_S0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_NEXT_DESC_PTR)
|
454 |
|
|
#define pMDMA_S0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_START_ADDR)
|
455 |
|
|
#define pMDMA_S0_X_COUNT ((volatile unsigned short *)MDMA_S0_X_COUNT)
|
456 |
|
|
#define pMDMA_S0_Y_COUNT ((volatile unsigned short *)MDMA_S0_Y_COUNT)
|
457 |
|
|
#define pMDMA_S0_X_MODIFY ((volatile signed short *)MDMA_S0_X_MODIFY)
|
458 |
|
|
#define pMDMA_S0_Y_MODIFY ((volatile signed short *)MDMA_S0_Y_MODIFY)
|
459 |
|
|
#define pMDMA_S0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_DESC_PTR)
|
460 |
|
|
#define pMDMA_S0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_ADDR)
|
461 |
|
|
#define pMDMA_S0_CURR_X_COUNT ((volatile unsigned short *)MDMA_S0_CURR_X_COUNT)
|
462 |
|
|
#define pMDMA_S0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S0_CURR_Y_COUNT)
|
463 |
|
|
#define pMDMA_S0_IRQ_STATUS ((volatile unsigned short *)MDMA_S0_IRQ_STATUS)
|
464 |
|
|
#define pMDMA_S0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S0_PERIPHERAL_MAP)
|
465 |
|
|
|
466 |
|
|
#define pMDMA_D1_CONFIG ((volatile unsigned short *)MDMA_D1_CONFIG)
|
467 |
|
|
#define pMDMA_D1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_NEXT_DESC_PTR)
|
468 |
|
|
#define pMDMA_D1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_START_ADDR)
|
469 |
|
|
#define pMDMA_D1_X_COUNT ((volatile unsigned short *)MDMA_D1_X_COUNT)
|
470 |
|
|
#define pMDMA_D1_Y_COUNT ((volatile unsigned short *)MDMA_D1_Y_COUNT)
|
471 |
|
|
#define pMDMA_D1_X_MODIFY ((volatile signed short *)MDMA_D1_X_MODIFY)
|
472 |
|
|
#define pMDMA_D1_Y_MODIFY ((volatile signed short *)MDMA_D1_Y_MODIFY)
|
473 |
|
|
#define pMDMA_D1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_DESC_PTR)
|
474 |
|
|
#define pMDMA_D1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_ADDR)
|
475 |
|
|
#define pMDMA_D1_CURR_X_COUNT ((volatile unsigned short *)MDMA_D1_CURR_X_COUNT)
|
476 |
|
|
#define pMDMA_D1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D1_CURR_Y_COUNT)
|
477 |
|
|
#define pMDMA_D1_IRQ_STATUS ((volatile unsigned short *)MDMA_D1_IRQ_STATUS)
|
478 |
|
|
#define pMDMA_D1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D1_PERIPHERAL_MAP)
|
479 |
|
|
|
480 |
|
|
#define pMDMA_S1_CONFIG ((volatile unsigned short *)MDMA_S1_CONFIG)
|
481 |
|
|
#define pMDMA_S1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_NEXT_DESC_PTR)
|
482 |
|
|
#define pMDMA_S1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_START_ADDR)
|
483 |
|
|
#define pMDMA_S1_X_COUNT ((volatile unsigned short *)MDMA_S1_X_COUNT)
|
484 |
|
|
#define pMDMA_S1_Y_COUNT ((volatile unsigned short *)MDMA_S1_Y_COUNT)
|
485 |
|
|
#define pMDMA_S1_X_MODIFY ((volatile signed short *)MDMA_S1_X_MODIFY)
|
486 |
|
|
#define pMDMA_S1_Y_MODIFY ((volatile signed short *)MDMA_S1_Y_MODIFY)
|
487 |
|
|
#define pMDMA_S1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_DESC_PTR)
|
488 |
|
|
#define pMDMA_S1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_ADDR)
|
489 |
|
|
#define pMDMA_S1_CURR_X_COUNT ((volatile unsigned short *)MDMA_S1_CURR_X_COUNT)
|
490 |
|
|
#define pMDMA_S1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S1_CURR_Y_COUNT)
|
491 |
|
|
#define pMDMA_S1_IRQ_STATUS ((volatile unsigned short *)MDMA_S1_IRQ_STATUS)
|
492 |
|
|
#define pMDMA_S1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S1_PERIPHERAL_MAP)
|
493 |
|
|
|
494 |
|
|
|
495 |
|
|
/* Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF) */
|
496 |
|
|
#define pPPI_CONTROL ((volatile unsigned short *)PPI_CONTROL)
|
497 |
|
|
#define pPPI_STATUS ((volatile unsigned short *)PPI_STATUS)
|
498 |
|
|
#define pPPI_DELAY ((volatile unsigned short *)PPI_DELAY)
|
499 |
|
|
#define pPPI_COUNT ((volatile unsigned short *)PPI_COUNT)
|
500 |
|
|
#define pPPI_FRAME ((volatile unsigned short *)PPI_FRAME)
|
501 |
|
|
|
502 |
|
|
|
503 |
|
|
/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */
|
504 |
|
|
#define pTWI_CLKDIV ((volatile unsigned short *)TWI_CLKDIV)
|
505 |
|
|
#define pTWI_CONTROL ((volatile unsigned short *)TWI_CONTROL)
|
506 |
|
|
#define pTWI_SLAVE_CTL ((volatile unsigned short *)TWI_SLAVE_CTL)
|
507 |
|
|
#define pTWI_SLAVE_STAT ((volatile unsigned short *)TWI_SLAVE_STAT)
|
508 |
|
|
#define pTWI_SLAVE_ADDR ((volatile unsigned short *)TWI_SLAVE_ADDR)
|
509 |
|
|
#define pTWI_MASTER_CTL ((volatile unsigned short *)TWI_MASTER_CTL)
|
510 |
|
|
#define pTWI_MASTER_STAT ((volatile unsigned short *)TWI_MASTER_STAT)
|
511 |
|
|
#define pTWI_MASTER_ADDR ((volatile unsigned short *)TWI_MASTER_ADDR)
|
512 |
|
|
#define pTWI_INT_STAT ((volatile unsigned short *)TWI_INT_STAT)
|
513 |
|
|
#define pTWI_INT_MASK ((volatile unsigned short *)TWI_INT_MASK)
|
514 |
|
|
#define pTWI_FIFO_CTL ((volatile unsigned short *)TWI_FIFO_CTL)
|
515 |
|
|
#define pTWI_FIFO_STAT ((volatile unsigned short *)TWI_FIFO_STAT)
|
516 |
|
|
#define pTWI_XMT_DATA8 ((volatile unsigned short *)TWI_XMT_DATA8)
|
517 |
|
|
#define pTWI_XMT_DATA16 ((volatile unsigned short *)TWI_XMT_DATA16)
|
518 |
|
|
#define pTWI_RCV_DATA8 ((volatile unsigned short *)TWI_RCV_DATA8)
|
519 |
|
|
#define pTWI_RCV_DATA16 ((volatile unsigned short *)TWI_RCV_DATA16)
|
520 |
|
|
|
521 |
|
|
|
522 |
|
|
/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF) */
|
523 |
|
|
#define pPORTGIO ((volatile unsigned short *)PORTGIO)
|
524 |
|
|
#define pPORTGIO_CLEAR ((volatile unsigned short *)PORTGIO_CLEAR)
|
525 |
|
|
#define pPORTGIO_SET ((volatile unsigned short *)PORTGIO_SET)
|
526 |
|
|
#define pPORTGIO_TOGGLE ((volatile unsigned short *)PORTGIO_TOGGLE)
|
527 |
|
|
#define pPORTGIO_MASKA ((volatile unsigned short *)PORTGIO_MASKA)
|
528 |
|
|
#define pPORTGIO_MASKA_CLEAR ((volatile unsigned short *)PORTGIO_MASKA_CLEAR)
|
529 |
|
|
#define pPORTGIO_MASKA_SET ((volatile unsigned short *)PORTGIO_MASKA_SET)
|
530 |
|
|
#define pPORTGIO_MASKA_TOGGLE ((volatile unsigned short *)PORTGIO_MASKA_TOGGLE)
|
531 |
|
|
#define pPORTGIO_MASKB ((volatile unsigned short *)PORTGIO_MASKB)
|
532 |
|
|
#define pPORTGIO_MASKB_CLEAR ((volatile unsigned short *)PORTGIO_MASKB_CLEAR)
|
533 |
|
|
#define pPORTGIO_MASKB_SET ((volatile unsigned short *)PORTGIO_MASKB_SET)
|
534 |
|
|
#define pPORTGIO_MASKB_TOGGLE ((volatile unsigned short *)PORTGIO_MASKB_TOGGLE)
|
535 |
|
|
#define pPORTGIO_DIR ((volatile unsigned short *)PORTGIO_DIR)
|
536 |
|
|
#define pPORTGIO_POLAR ((volatile unsigned short *)PORTGIO_POLAR)
|
537 |
|
|
#define pPORTGIO_EDGE ((volatile unsigned short *)PORTGIO_EDGE)
|
538 |
|
|
#define pPORTGIO_BOTH ((volatile unsigned short *)PORTGIO_BOTH)
|
539 |
|
|
#define pPORTGIO_INEN ((volatile unsigned short *)PORTGIO_INEN)
|
540 |
|
|
|
541 |
|
|
|
542 |
|
|
/* General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF) */
|
543 |
|
|
#define pPORTHIO ((volatile unsigned short *)PORTHIO)
|
544 |
|
|
#define pPORTHIO_CLEAR ((volatile unsigned short *)PORTHIO_CLEAR)
|
545 |
|
|
#define pPORTHIO_SET ((volatile unsigned short *)PORTHIO_SET)
|
546 |
|
|
#define pPORTHIO_TOGGLE ((volatile unsigned short *)PORTHIO_TOGGLE)
|
547 |
|
|
#define pPORTHIO_MASKA ((volatile unsigned short *)PORTHIO_MASKA)
|
548 |
|
|
#define pPORTHIO_MASKA_CLEAR ((volatile unsigned short *)PORTHIO_MASKA_CLEAR)
|
549 |
|
|
#define pPORTHIO_MASKA_SET ((volatile unsigned short *)PORTHIO_MASKA_SET)
|
550 |
|
|
#define pPORTHIO_MASKA_TOGGLE ((volatile unsigned short *)PORTHIO_MASKA_TOGGLE)
|
551 |
|
|
#define pPORTHIO_MASKB ((volatile unsigned short *)PORTHIO_MASKB)
|
552 |
|
|
#define pPORTHIO_MASKB_CLEAR ((volatile unsigned short *)PORTHIO_MASKB_CLEAR)
|
553 |
|
|
#define pPORTHIO_MASKB_SET ((volatile unsigned short *)PORTHIO_MASKB_SET)
|
554 |
|
|
#define pPORTHIO_MASKB_TOGGLE ((volatile unsigned short *)PORTHIO_MASKB_TOGGLE)
|
555 |
|
|
#define pPORTHIO_DIR ((volatile unsigned short *)PORTHIO_DIR)
|
556 |
|
|
#define pPORTHIO_POLAR ((volatile unsigned short *)PORTHIO_POLAR)
|
557 |
|
|
#define pPORTHIO_EDGE ((volatile unsigned short *)PORTHIO_EDGE)
|
558 |
|
|
#define pPORTHIO_BOTH ((volatile unsigned short *)PORTHIO_BOTH)
|
559 |
|
|
#define pPORTHIO_INEN ((volatile unsigned short *)PORTHIO_INEN)
|
560 |
|
|
|
561 |
|
|
|
562 |
|
|
/* UART1 Controller (0xFFC02000 - 0xFFC020FF) */
|
563 |
|
|
#define pUART1_THR ((volatile unsigned short *)UART1_THR)
|
564 |
|
|
#define pUART1_RBR ((volatile unsigned short *)UART1_RBR)
|
565 |
|
|
#define pUART1_DLL ((volatile unsigned short *)UART1_DLL)
|
566 |
|
|
#define pUART1_IER ((volatile unsigned short *)UART1_IER)
|
567 |
|
|
#define pUART1_DLH ((volatile unsigned short *)UART1_DLH)
|
568 |
|
|
#define pUART1_IIR ((volatile unsigned short *)UART1_IIR)
|
569 |
|
|
#define pUART1_LCR ((volatile unsigned short *)UART1_LCR)
|
570 |
|
|
#define pUART1_MCR ((volatile unsigned short *)UART1_MCR)
|
571 |
|
|
#define pUART1_LSR ((volatile unsigned short *)UART1_LSR)
|
572 |
|
|
#define pUART1_MSR ((volatile unsigned short *)UART1_LSR)
|
573 |
|
|
#define pUART1_SCR ((volatile unsigned short *)UART1_SCR)
|
574 |
|
|
#define pUART1_GCTL ((volatile unsigned short *)UART1_GCTL)
|
575 |
|
|
|
576 |
|
|
/* Omit CAN register sets from the cdefBF534.h (CAN is not in the ADSP-BF52x processor) */
|
577 |
|
|
|
578 |
|
|
/* Pin Control Registers (0xFFC03200 - 0xFFC032FF) */
|
579 |
|
|
#define pPORTF_FER ((volatile unsigned short *)PORTF_FER)
|
580 |
|
|
#define pPORTG_FER ((volatile unsigned short *)PORTG_FER)
|
581 |
|
|
#define pPORTH_FER ((volatile unsigned short *)PORTH_FER)
|
582 |
|
|
|
583 |
|
|
|
584 |
|
|
/* Handshake MDMA Registers (0xFFC03300 - 0xFFC033FF) */
|
585 |
|
|
#define pHMDMA0_CONTROL ((volatile unsigned short *)HMDMA0_CONTROL)
|
586 |
|
|
#define pHMDMA0_ECINIT ((volatile unsigned short *)HMDMA0_ECINIT)
|
587 |
|
|
#define pHMDMA0_BCINIT ((volatile unsigned short *)HMDMA0_BCINIT)
|
588 |
|
|
#define pHMDMA0_ECURGENT ((volatile unsigned short *)HMDMA0_ECURGENT)
|
589 |
|
|
#define pHMDMA0_ECOVERFLOW ((volatile unsigned short *)HMDMA0_ECOVERFLOW)
|
590 |
|
|
#define pHMDMA0_ECOUNT ((volatile unsigned short *)HMDMA0_ECOUNT)
|
591 |
|
|
#define pHMDMA0_BCOUNT ((volatile unsigned short *)HMDMA0_BCOUNT)
|
592 |
|
|
|
593 |
|
|
#define pHMDMA1_CONTROL ((volatile unsigned short *)HMDMA1_CONTROL)
|
594 |
|
|
#define pHMDMA1_ECINIT ((volatile unsigned short *)HMDMA1_ECINIT)
|
595 |
|
|
#define pHMDMA1_BCINIT ((volatile unsigned short *)HMDMA1_BCINIT)
|
596 |
|
|
#define pHMDMA1_ECURGENT ((volatile unsigned short *)HMDMA1_ECURGENT)
|
597 |
|
|
#define pHMDMA1_ECOVERFLOW ((volatile unsigned short *)HMDMA1_ECOVERFLOW)
|
598 |
|
|
#define pHMDMA1_ECOUNT ((volatile unsigned short *)HMDMA1_ECOUNT)
|
599 |
|
|
#define pHMDMA1_BCOUNT ((volatile unsigned short *)HMDMA1_BCOUNT)
|
600 |
|
|
|
601 |
|
|
/* ==== end from cdefBF534.h ==== */
|
602 |
|
|
|
603 |
|
|
/* GPIO PIN mux (0xFFC03210 - OxFFC03288) */
|
604 |
|
|
|
605 |
|
|
#define pPORTF_MUX ((volatile unsigned short *)PORTF_MUX)
|
606 |
|
|
#define pPORTG_MUX ((volatile unsigned short *)PORTG_MUX)
|
607 |
|
|
#define pPORTH_MUX ((volatile unsigned short *)PORTH_MUX)
|
608 |
|
|
|
609 |
|
|
#define pPORTF_DRIVE ((volatile unsigned short *)PORTF_DRIVE)
|
610 |
|
|
#define pPORTG_DRIVE ((volatile unsigned short *)PORTG_DRIVE)
|
611 |
|
|
#define pPORTH_DRIVE ((volatile unsigned short *)PORTH_DRIVE)
|
612 |
|
|
#define pPORTF_HYSTERESIS ((volatile unsigned short *)PORTF_HYSTERESIS)
|
613 |
|
|
#define pPORTG_HYSTERESIS ((volatile unsigned short *)PORTG_HYSTERESIS)
|
614 |
|
|
#define pPORTH_HYSTERESIS ((volatile unsigned short *)PORTH_HYSTERESIS)
|
615 |
|
|
#define pNONGPIO_DRIVE ((volatile unsigned short *)NONGPIO_DRIVE)
|
616 |
|
|
#define pNONGPIO_HYSTERESIS ((volatile unsigned short *)NONGPIO_HYSTERESIS)
|
617 |
|
|
|
618 |
|
|
/* HOST Port Registers */
|
619 |
|
|
|
620 |
|
|
#define pHOST_CONTROL ((volatile unsigned short *)HOST_CONTROL)
|
621 |
|
|
#define pHOST_STATUS ((volatile unsigned short *)HOST_STATUS)
|
622 |
|
|
#define pHOST_TIMEOUT ((volatile unsigned short *)HOST_TIMEOUT)
|
623 |
|
|
|
624 |
|
|
/* Counter Registers */
|
625 |
|
|
|
626 |
|
|
#define pCNT_CONFIG ((volatile unsigned short *)CNT_CONFIG)
|
627 |
|
|
#define pCNT_IMASK ((volatile unsigned short *)CNT_IMASK)
|
628 |
|
|
#define pCNT_STATUS ((volatile unsigned short *)CNT_STATUS)
|
629 |
|
|
#define pCNT_COMMAND ((volatile unsigned short *)CNT_COMMAND)
|
630 |
|
|
#define pCNT_DEBOUNCE ((volatile unsigned short *)CNT_DEBOUNCE)
|
631 |
|
|
#define pCNT_COUNTER ((volatile unsigned long *)CNT_COUNTER)
|
632 |
|
|
#define pCNT_MAX ((volatile unsigned long *)CNT_MAX)
|
633 |
|
|
#define pCNT_MIN ((volatile unsigned long *)CNT_MIN)
|
634 |
|
|
|
635 |
|
|
/* Security Registers */
|
636 |
|
|
|
637 |
|
|
#define pSECURE_SYSSWT ((volatile unsigned long *)SECURE_SYSSWT)
|
638 |
|
|
#define pSECURE_CONTROL ((volatile unsigned short *)SECURE_CONTROL)
|
639 |
|
|
#define pSECURE_STATUS ((volatile unsigned short *)SECURE_STATUS)
|
640 |
|
|
|
641 |
|
|
/* OTP Read/Write Data Buffer Registers */
|
642 |
|
|
|
643 |
|
|
#define pOTP_DATA0 ((volatile unsigned long *)OTP_DATA0)
|
644 |
|
|
#define pOTP_DATA1 ((volatile unsigned long *)OTP_DATA1)
|
645 |
|
|
#define pOTP_DATA2 ((volatile unsigned long *)OTP_DATA2)
|
646 |
|
|
#define pOTP_DATA3 ((volatile unsigned long *)OTP_DATA3)
|
647 |
|
|
|
648 |
|
|
/* NFC Registers */
|
649 |
|
|
|
650 |
|
|
#define pNFC_CTL ((volatile unsigned short *)NFC_CTL)
|
651 |
|
|
#define pNFC_STAT ((volatile unsigned short *)NFC_STAT)
|
652 |
|
|
#define pNFC_IRQSTAT ((volatile unsigned short *)NFC_IRQSTAT)
|
653 |
|
|
#define pNFC_IRQMASK ((volatile unsigned short *)NFC_IRQMASK)
|
654 |
|
|
#define pNFC_ECC0 ((volatile unsigned short *)NFC_ECC0)
|
655 |
|
|
#define pNFC_ECC1 ((volatile unsigned short *)NFC_ECC1)
|
656 |
|
|
#define pNFC_ECC2 ((volatile unsigned short *)NFC_ECC2)
|
657 |
|
|
#define pNFC_ECC3 ((volatile unsigned short *)NFC_ECC3)
|
658 |
|
|
#define pNFC_COUNT ((volatile unsigned short *)NFC_COUNT)
|
659 |
|
|
#define pNFC_RST ((volatile unsigned short *)NFC_RST)
|
660 |
|
|
#define pNFC_PGCTL ((volatile unsigned short *)NFC_PGCTL)
|
661 |
|
|
#define pNFC_READ ((volatile unsigned short *)NFC_READ)
|
662 |
|
|
#define pNFC_ADDR ((volatile unsigned short *)NFC_ADDR)
|
663 |
|
|
#define pNFC_CMD ((volatile unsigned short *)NFC_CMD)
|
664 |
|
|
#define pNFC_DATA_WR ((volatile unsigned short *)NFC_DATA_WR)
|
665 |
|
|
#define pNFC_DATA_RD ((volatile unsigned short *)NFC_DATA_RD)
|
666 |
|
|
|
667 |
|
|
#ifdef _MISRA_RULES
|
668 |
|
|
#pragma diag(pop)
|
669 |
|
|
#endif /* _MISRA_RULES */
|
670 |
|
|
|
671 |
|
|
#endif /* _CDEF_BF52X_H */
|