| 1 |
207 |
jeremybenn |
/*
|
| 2 |
|
|
* The authors hereby grant permission to use, copy, modify, distribute,
|
| 3 |
|
|
* and license this software and its documentation for any purpose, provided
|
| 4 |
|
|
* that existing copyright notices are retained in all copies and that this
|
| 5 |
|
|
* notice is included verbatim in any distributions. No written agreement,
|
| 6 |
|
|
* license, or royalty fee is required for any of the authorized uses.
|
| 7 |
|
|
* Modifications to this software may be copyrighted by their authors
|
| 8 |
|
|
* and need not follow the licensing terms described here, provided that
|
| 9 |
|
|
* the new terms are clearly indicated on the first page of each file where
|
| 10 |
|
|
* they apply.
|
| 11 |
|
|
*/
|
| 12 |
|
|
|
| 13 |
|
|
/*
|
| 14 |
|
|
** cdefBF547.h
|
| 15 |
|
|
**
|
| 16 |
|
|
** Copyright (C) 2008, 2009 Analog Devices, Inc.
|
| 17 |
|
|
**
|
| 18 |
|
|
************************************************************************************
|
| 19 |
|
|
**
|
| 20 |
|
|
** This include file contains a list of macro "defines" to enable the programmer
|
| 21 |
|
|
** to use symbolic names for the ADSP-BF547 peripherals.
|
| 22 |
|
|
**
|
| 23 |
|
|
************************************************************************************
|
| 24 |
|
|
** System MMR Register Map
|
| 25 |
|
|
************************************************************************************/
|
| 26 |
|
|
|
| 27 |
|
|
#ifndef _CDEF_BF547_H
|
| 28 |
|
|
#define _CDEF_BF547_H
|
| 29 |
|
|
|
| 30 |
|
|
/* include all Core registers and bit definitions */
|
| 31 |
|
|
#include <defBF547.h>
|
| 32 |
|
|
|
| 33 |
|
|
/* include core specific register pointer definitions */
|
| 34 |
|
|
#include <cdef_LPBlackfin.h>
|
| 35 |
|
|
|
| 36 |
|
|
/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF547 */
|
| 37 |
|
|
|
| 38 |
|
|
/* include cdefBF54x_base.h for the set of #defines that are common to all ADSP-BF54x processors */
|
| 39 |
|
|
#include <cdefBF54x_base.h>
|
| 40 |
|
|
|
| 41 |
|
|
#ifdef _MISRA_RULES
|
| 42 |
|
|
#pragma diag(push)
|
| 43 |
|
|
#pragma diag(suppress:misra_rule_19_4:"some macro definitions not MISRA compliant")
|
| 44 |
|
|
#endif /* _MISRA_RULES */
|
| 45 |
|
|
|
| 46 |
|
|
/* The following are the #defines needed by ADSP-BF547 that are not in the common header */
|
| 47 |
|
|
|
| 48 |
|
|
/* Timer Registers */
|
| 49 |
|
|
|
| 50 |
|
|
#define pTIMER8_CONFIG ((volatile unsigned short *)TIMER8_CONFIG)
|
| 51 |
|
|
#define pTIMER8_COUNTER ((volatile unsigned long *)TIMER8_COUNTER)
|
| 52 |
|
|
#define pTIMER8_PERIOD ((volatile unsigned long *)TIMER8_PERIOD)
|
| 53 |
|
|
#define pTIMER8_WIDTH ((volatile unsigned long *)TIMER8_WIDTH)
|
| 54 |
|
|
#define pTIMER9_CONFIG ((volatile unsigned short *)TIMER9_CONFIG)
|
| 55 |
|
|
#define pTIMER9_COUNTER ((volatile unsigned long *)TIMER9_COUNTER)
|
| 56 |
|
|
#define pTIMER9_PERIOD ((volatile unsigned long *)TIMER9_PERIOD)
|
| 57 |
|
|
#define pTIMER9_WIDTH ((volatile unsigned long *)TIMER9_WIDTH)
|
| 58 |
|
|
#define pTIMER10_CONFIG ((volatile unsigned short *)TIMER10_CONFIG)
|
| 59 |
|
|
#define pTIMER10_COUNTER ((volatile unsigned long *)TIMER10_COUNTER)
|
| 60 |
|
|
#define pTIMER10_PERIOD ((volatile unsigned long *)TIMER10_PERIOD)
|
| 61 |
|
|
#define pTIMER10_WIDTH ((volatile unsigned long *)TIMER10_WIDTH)
|
| 62 |
|
|
|
| 63 |
|
|
/* Timer Group of 3 */
|
| 64 |
|
|
|
| 65 |
|
|
#define pTIMER_ENABLE1 ((volatile unsigned short *)TIMER_ENABLE1)
|
| 66 |
|
|
#define pTIMER_DISABLE1 ((volatile unsigned short *)TIMER_DISABLE1)
|
| 67 |
|
|
#define pTIMER_STATUS1 ((volatile unsigned long *)TIMER_STATUS1)
|
| 68 |
|
|
|
| 69 |
|
|
/* SPORT0 Registers */
|
| 70 |
|
|
|
| 71 |
|
|
#define pSPORT0_TCR1 ((volatile unsigned short *)SPORT0_TCR1)
|
| 72 |
|
|
#define pSPORT0_TCR2 ((volatile unsigned short *)SPORT0_TCR2)
|
| 73 |
|
|
#define pSPORT0_TCLKDIV ((volatile unsigned short *)SPORT0_TCLKDIV)
|
| 74 |
|
|
#define pSPORT0_TFSDIV ((volatile unsigned short *)SPORT0_TFSDIV)
|
| 75 |
|
|
#define pSPORT0_TX ((volatile unsigned long *)SPORT0_TX)
|
| 76 |
|
|
#define pSPORT0_RX ((volatile unsigned long *)SPORT0_RX)
|
| 77 |
|
|
#define pSPORT0_RCR1 ((volatile unsigned short *)SPORT0_RCR1)
|
| 78 |
|
|
#define pSPORT0_RCR2 ((volatile unsigned short *)SPORT0_RCR2)
|
| 79 |
|
|
#define pSPORT0_RCLKDIV ((volatile unsigned short *)SPORT0_RCLKDIV)
|
| 80 |
|
|
#define pSPORT0_RFSDIV ((volatile unsigned short *)SPORT0_RFSDIV)
|
| 81 |
|
|
#define pSPORT0_STAT ((volatile unsigned short *)SPORT0_STAT)
|
| 82 |
|
|
#define pSPORT0_CHNL ((volatile unsigned short *)SPORT0_CHNL)
|
| 83 |
|
|
#define pSPORT0_MCMC1 ((volatile unsigned short *)SPORT0_MCMC1)
|
| 84 |
|
|
#define pSPORT0_MCMC2 ((volatile unsigned short *)SPORT0_MCMC2)
|
| 85 |
|
|
#define pSPORT0_MTCS0 ((volatile unsigned long *)SPORT0_MTCS0)
|
| 86 |
|
|
#define pSPORT0_MTCS1 ((volatile unsigned long *)SPORT0_MTCS1)
|
| 87 |
|
|
#define pSPORT0_MTCS2 ((volatile unsigned long *)SPORT0_MTCS2)
|
| 88 |
|
|
#define pSPORT0_MTCS3 ((volatile unsigned long *)SPORT0_MTCS3)
|
| 89 |
|
|
#define pSPORT0_MRCS0 ((volatile unsigned long *)SPORT0_MRCS0)
|
| 90 |
|
|
#define pSPORT0_MRCS1 ((volatile unsigned long *)SPORT0_MRCS1)
|
| 91 |
|
|
#define pSPORT0_MRCS2 ((volatile unsigned long *)SPORT0_MRCS2)
|
| 92 |
|
|
#define pSPORT0_MRCS3 ((volatile unsigned long *)SPORT0_MRCS3)
|
| 93 |
|
|
|
| 94 |
|
|
/* EPPI0 Registers */
|
| 95 |
|
|
|
| 96 |
|
|
#define pEPPI0_STATUS ((volatile unsigned short *)EPPI0_STATUS)
|
| 97 |
|
|
#define pEPPI0_HCOUNT ((volatile unsigned short *)EPPI0_HCOUNT)
|
| 98 |
|
|
#define pEPPI0_HDELAY ((volatile unsigned short *)EPPI0_HDELAY)
|
| 99 |
|
|
#define pEPPI0_VCOUNT ((volatile unsigned short *)EPPI0_VCOUNT)
|
| 100 |
|
|
#define pEPPI0_VDELAY ((volatile unsigned short *)EPPI0_VDELAY)
|
| 101 |
|
|
#define pEPPI0_FRAME ((volatile unsigned short *)EPPI0_FRAME)
|
| 102 |
|
|
#define pEPPI0_LINE ((volatile unsigned short *)EPPI0_LINE)
|
| 103 |
|
|
#define pEPPI0_CLKDIV ((volatile unsigned short *)EPPI0_CLKDIV)
|
| 104 |
|
|
#define pEPPI0_CONTROL ((volatile unsigned long *)EPPI0_CONTROL)
|
| 105 |
|
|
#define pEPPI0_FS1W_HBL ((volatile unsigned long *)EPPI0_FS1W_HBL)
|
| 106 |
|
|
#define pEPPI0_FS1P_AVPL ((volatile unsigned long *)EPPI0_FS1P_AVPL)
|
| 107 |
|
|
#define pEPPI0_FS2W_LVB ((volatile unsigned long *)EPPI0_FS2W_LVB)
|
| 108 |
|
|
#define pEPPI0_FS2P_LAVF ((volatile unsigned long *)EPPI0_FS2P_LAVF)
|
| 109 |
|
|
#define pEPPI0_CLIP ((volatile unsigned long *)EPPI0_CLIP)
|
| 110 |
|
|
|
| 111 |
|
|
/* UART2 Registers */
|
| 112 |
|
|
|
| 113 |
|
|
#define pUART2_DLL ((volatile unsigned short *)UART2_DLL)
|
| 114 |
|
|
#define pUART2_DLH ((volatile unsigned short *)UART2_DLH)
|
| 115 |
|
|
#define pUART2_GCTL ((volatile unsigned short *)UART2_GCTL)
|
| 116 |
|
|
#define pUART2_LCR ((volatile unsigned short *)UART2_LCR)
|
| 117 |
|
|
#define pUART2_MCR ((volatile unsigned short *)UART2_MCR)
|
| 118 |
|
|
#define pUART2_LSR ((volatile unsigned short *)UART2_LSR)
|
| 119 |
|
|
#define pUART2_MSR ((volatile unsigned short *)UART2_MSR)
|
| 120 |
|
|
#define pUART2_SCR ((volatile unsigned short *)UART2_SCR)
|
| 121 |
|
|
#define pUART2_IER_SET ((volatile unsigned short *)UART2_IER_SET)
|
| 122 |
|
|
#define pUART2_IER_CLEAR ((volatile unsigned short *)UART2_IER_CLEAR)
|
| 123 |
|
|
#define pUART2_THR ((volatile unsigned short *)UART2_THR)
|
| 124 |
|
|
#define pUART2_RBR ((volatile unsigned short *)UART2_RBR)
|
| 125 |
|
|
|
| 126 |
|
|
/* Two Wire Interface Registers (TWI1) */
|
| 127 |
|
|
|
| 128 |
|
|
#define pTWI1_CLKDIV ((volatile unsigned short *)TWI1_CLKDIV)
|
| 129 |
|
|
#define pTWI1_CONTROL ((volatile unsigned short *)TWI1_CONTROL)
|
| 130 |
|
|
#define pTWI1_SLAVE_CTL ((volatile unsigned short *)TWI1_SLAVE_CTL)
|
| 131 |
|
|
#define pTWI1_SLAVE_STAT ((volatile unsigned short *)TWI1_SLAVE_STAT)
|
| 132 |
|
|
#define pTWI1_SLAVE_ADDR ((volatile unsigned short *)TWI1_SLAVE_ADDR)
|
| 133 |
|
|
#define pTWI1_MASTER_CTL ((volatile unsigned short *)TWI1_MASTER_CTL)
|
| 134 |
|
|
#define pTWI1_MASTER_STAT ((volatile unsigned short *)TWI1_MASTER_STAT)
|
| 135 |
|
|
#define pTWI1_MASTER_ADDR ((volatile unsigned short *)TWI1_MASTER_ADDR)
|
| 136 |
|
|
#define pTWI1_INT_STAT ((volatile unsigned short *)TWI1_INT_STAT)
|
| 137 |
|
|
#define pTWI1_INT_MASK ((volatile unsigned short *)TWI1_INT_MASK)
|
| 138 |
|
|
#define pTWI1_FIFO_CTL ((volatile unsigned short *)TWI1_FIFO_CTL)
|
| 139 |
|
|
#define pTWI1_FIFO_STAT ((volatile unsigned short *)TWI1_FIFO_STAT)
|
| 140 |
|
|
#define pTWI1_XMT_DATA8 ((volatile unsigned short *)TWI1_XMT_DATA8)
|
| 141 |
|
|
#define pTWI1_XMT_DATA16 ((volatile unsigned short *)TWI1_XMT_DATA16)
|
| 142 |
|
|
#define pTWI1_RCV_DATA8 ((volatile unsigned short *)TWI1_RCV_DATA8)
|
| 143 |
|
|
#define pTWI1_RCV_DATA16 ((volatile unsigned short *)TWI1_RCV_DATA16)
|
| 144 |
|
|
|
| 145 |
|
|
/* SPI2 Registers */
|
| 146 |
|
|
|
| 147 |
|
|
#define pSPI2_CTL ((volatile unsigned short *)SPI2_CTL)
|
| 148 |
|
|
#define pSPI2_FLG ((volatile unsigned short *)SPI2_FLG)
|
| 149 |
|
|
#define pSPI2_STAT ((volatile unsigned short *)SPI2_STAT)
|
| 150 |
|
|
#define pSPI2_TDBR ((volatile unsigned short *)SPI2_TDBR)
|
| 151 |
|
|
#define pSPI2_RDBR ((volatile unsigned short *)SPI2_RDBR)
|
| 152 |
|
|
#define pSPI2_BAUD ((volatile unsigned short *)SPI2_BAUD)
|
| 153 |
|
|
#define pSPI2_SHADOW ((volatile unsigned short *)SPI2_SHADOW)
|
| 154 |
|
|
|
| 155 |
|
|
/* ATAPI Registers */
|
| 156 |
|
|
|
| 157 |
|
|
#define pATAPI_CONTROL ((volatile unsigned short *)ATAPI_CONTROL)
|
| 158 |
|
|
#define pATAPI_STATUS ((volatile unsigned short *)ATAPI_STATUS)
|
| 159 |
|
|
#define pATAPI_DEV_ADDR ((volatile unsigned short *)ATAPI_DEV_ADDR)
|
| 160 |
|
|
#define pATAPI_DEV_TXBUF ((volatile unsigned short *)ATAPI_DEV_TXBUF)
|
| 161 |
|
|
#define pATAPI_DEV_RXBUF ((volatile unsigned short *)ATAPI_DEV_RXBUF)
|
| 162 |
|
|
#define pATAPI_INT_MASK ((volatile unsigned short *)ATAPI_INT_MASK)
|
| 163 |
|
|
#define pATAPI_INT_STATUS ((volatile unsigned short *)ATAPI_INT_STATUS)
|
| 164 |
|
|
#define pATAPI_XFER_LEN ((volatile unsigned short *)ATAPI_XFER_LEN)
|
| 165 |
|
|
#define pATAPI_LINE_STATUS ((volatile unsigned short *)ATAPI_LINE_STATUS)
|
| 166 |
|
|
#define pATAPI_SM_STATE ((volatile unsigned short *)ATAPI_SM_STATE)
|
| 167 |
|
|
#define pATAPI_TERMINATE ((volatile unsigned short *)ATAPI_TERMINATE)
|
| 168 |
|
|
#define pATAPI_PIO_TFRCNT ((volatile unsigned short *)ATAPI_PIO_TFRCNT)
|
| 169 |
|
|
#define pATAPI_DMA_TFRCNT ((volatile unsigned short *)ATAPI_DMA_TFRCNT)
|
| 170 |
|
|
#define pATAPI_UMAIN_TFRCNT ((volatile unsigned short *)ATAPI_UMAIN_TFRCNT)
|
| 171 |
|
|
#define pATAPI_UDMAOUT_TFRCNT ((volatile unsigned short *)ATAPI_UDMAOUT_TFRCNT)
|
| 172 |
|
|
#define pATAPI_REG_TIM_0 ((volatile unsigned short *)ATAPI_REG_TIM_0)
|
| 173 |
|
|
#define pATAPI_PIO_TIM_0 ((volatile unsigned short *)ATAPI_PIO_TIM_0)
|
| 174 |
|
|
#define pATAPI_PIO_TIM_1 ((volatile unsigned short *)ATAPI_PIO_TIM_1)
|
| 175 |
|
|
#define pATAPI_MULTI_TIM_0 ((volatile unsigned short *)ATAPI_MULTI_TIM_0)
|
| 176 |
|
|
#define pATAPI_MULTI_TIM_1 ((volatile unsigned short *)ATAPI_MULTI_TIM_1)
|
| 177 |
|
|
#define pATAPI_MULTI_TIM_2 ((volatile unsigned short *)ATAPI_MULTI_TIM_2)
|
| 178 |
|
|
#define pATAPI_ULTRA_TIM_0 ((volatile unsigned short *)ATAPI_ULTRA_TIM_0)
|
| 179 |
|
|
#define pATAPI_ULTRA_TIM_1 ((volatile unsigned short *)ATAPI_ULTRA_TIM_1)
|
| 180 |
|
|
#define pATAPI_ULTRA_TIM_2 ((volatile unsigned short *)ATAPI_ULTRA_TIM_2)
|
| 181 |
|
|
#define pATAPI_ULTRA_TIM_3 ((volatile unsigned short *)ATAPI_ULTRA_TIM_3)
|
| 182 |
|
|
|
| 183 |
|
|
/* SDH Registers */
|
| 184 |
|
|
|
| 185 |
|
|
#define pSDH_PWR_CTL ((volatile unsigned short *)SDH_PWR_CTL)
|
| 186 |
|
|
#define pSDH_CLK_CTL ((volatile unsigned short *)SDH_CLK_CTL)
|
| 187 |
|
|
#define pSDH_ARGUMENT ((volatile unsigned long *)SDH_ARGUMENT)
|
| 188 |
|
|
#define pSDH_COMMAND ((volatile unsigned short *)SDH_COMMAND)
|
| 189 |
|
|
#define pSDH_RESP_CMD ((volatile unsigned short *)SDH_RESP_CMD)
|
| 190 |
|
|
#define pSDH_RESPONSE0 ((volatile unsigned long *)SDH_RESPONSE0)
|
| 191 |
|
|
#define pSDH_RESPONSE1 ((volatile unsigned long *)SDH_RESPONSE1)
|
| 192 |
|
|
#define pSDH_RESPONSE2 ((volatile unsigned long *)SDH_RESPONSE2)
|
| 193 |
|
|
#define pSDH_RESPONSE3 ((volatile unsigned long *)SDH_RESPONSE3)
|
| 194 |
|
|
#define pSDH_DATA_TIMER ((volatile unsigned long *)SDH_DATA_TIMER)
|
| 195 |
|
|
#define pSDH_DATA_LGTH ((volatile unsigned short *)SDH_DATA_LGTH)
|
| 196 |
|
|
#define pSDH_DATA_CTL ((volatile unsigned short *)SDH_DATA_CTL)
|
| 197 |
|
|
#define pSDH_DATA_CNT ((volatile unsigned short *)SDH_DATA_CNT)
|
| 198 |
|
|
#define pSDH_STATUS ((volatile unsigned long *)SDH_STATUS)
|
| 199 |
|
|
#define pSDH_STATUS_CLR ((volatile unsigned short *)SDH_STATUS_CLR)
|
| 200 |
|
|
#define pSDH_MASK0 ((volatile unsigned long *)SDH_MASK0)
|
| 201 |
|
|
#define pSDH_MASK1 ((volatile unsigned long *)SDH_MASK1)
|
| 202 |
|
|
#define pSDH_FIFO_CNT ((volatile unsigned short *)SDH_FIFO_CNT)
|
| 203 |
|
|
#define pSDH_FIFO ((volatile unsigned long *)SDH_FIFO)
|
| 204 |
|
|
#define pSDH_E_STATUS ((volatile unsigned short *)SDH_E_STATUS)
|
| 205 |
|
|
#define pSDH_E_MASK ((volatile unsigned short *)SDH_E_MASK)
|
| 206 |
|
|
#define pSDH_CFG ((volatile unsigned short *)SDH_CFG)
|
| 207 |
|
|
#define pSDH_RD_WAIT_EN ((volatile unsigned short *)SDH_RD_WAIT_EN)
|
| 208 |
|
|
#define pSDH_PID0 ((volatile unsigned short *)SDH_PID0)
|
| 209 |
|
|
#define pSDH_PID1 ((volatile unsigned short *)SDH_PID1)
|
| 210 |
|
|
#define pSDH_PID2 ((volatile unsigned short *)SDH_PID2)
|
| 211 |
|
|
#define pSDH_PID3 ((volatile unsigned short *)SDH_PID3)
|
| 212 |
|
|
#define pSDH_PID4 ((volatile unsigned short *)SDH_PID4)
|
| 213 |
|
|
#define pSDH_PID5 ((volatile unsigned short *)SDH_PID5)
|
| 214 |
|
|
#define pSDH_PID6 ((volatile unsigned short *)SDH_PID6)
|
| 215 |
|
|
#define pSDH_PID7 ((volatile unsigned short *)SDH_PID7)
|
| 216 |
|
|
|
| 217 |
|
|
/* HOST Port Registers */
|
| 218 |
|
|
|
| 219 |
|
|
#define pHOST_CONTROL ((volatile unsigned short *)HOST_CONTROL)
|
| 220 |
|
|
#define pHOST_STATUS ((volatile unsigned short *)HOST_STATUS)
|
| 221 |
|
|
#define pHOST_TIMEOUT ((volatile unsigned short *)HOST_TIMEOUT)
|
| 222 |
|
|
|
| 223 |
|
|
/* USB Control Registers */
|
| 224 |
|
|
|
| 225 |
|
|
#define pUSB_FADDR ((volatile unsigned short *)USB_FADDR)
|
| 226 |
|
|
#define pUSB_POWER ((volatile unsigned short *)USB_POWER)
|
| 227 |
|
|
#define pUSB_INTRTX ((volatile unsigned short *)USB_INTRTX)
|
| 228 |
|
|
#define pUSB_INTRRX ((volatile unsigned short *)USB_INTRRX)
|
| 229 |
|
|
#define pUSB_INTRTXE ((volatile unsigned short *)USB_INTRTXE)
|
| 230 |
|
|
#define pUSB_INTRRXE ((volatile unsigned short *)USB_INTRRXE)
|
| 231 |
|
|
#define pUSB_INTRUSB ((volatile unsigned short *)USB_INTRUSB)
|
| 232 |
|
|
#define pUSB_INTRUSBE ((volatile unsigned short *)USB_INTRUSBE)
|
| 233 |
|
|
#define pUSB_FRAME ((volatile unsigned short *)USB_FRAME)
|
| 234 |
|
|
#define pUSB_INDEX ((volatile unsigned short *)USB_INDEX)
|
| 235 |
|
|
#define pUSB_TESTMODE ((volatile unsigned short *)USB_TESTMODE)
|
| 236 |
|
|
#define pUSB_GLOBINTR ((volatile unsigned short *)USB_GLOBINTR)
|
| 237 |
|
|
#define pUSB_GLOBAL_CTL ((volatile unsigned short *)USB_GLOBAL_CTL)
|
| 238 |
|
|
|
| 239 |
|
|
/* USB Packet Control Registers */
|
| 240 |
|
|
|
| 241 |
|
|
#define pUSB_TX_MAX_PACKET ((volatile unsigned short *)USB_TX_MAX_PACKET)
|
| 242 |
|
|
#define pUSB_CSR0 ((volatile unsigned short *)USB_CSR0)
|
| 243 |
|
|
#define pUSB_TXCSR ((volatile unsigned short *)USB_TXCSR)
|
| 244 |
|
|
#define pUSB_RX_MAX_PACKET ((volatile unsigned short *)USB_RX_MAX_PACKET)
|
| 245 |
|
|
#define pUSB_RXCSR ((volatile unsigned short *)USB_RXCSR)
|
| 246 |
|
|
#define pUSB_COUNT0 ((volatile unsigned short *)USB_COUNT0)
|
| 247 |
|
|
#define pUSB_RXCOUNT ((volatile unsigned short *)USB_RXCOUNT)
|
| 248 |
|
|
#define pUSB_TXTYPE ((volatile unsigned short *)USB_TXTYPE)
|
| 249 |
|
|
#define pUSB_NAKLIMIT0 ((volatile unsigned short *)USB_NAKLIMIT0)
|
| 250 |
|
|
#define pUSB_TXINTERVAL ((volatile unsigned short *)USB_TXINTERVAL)
|
| 251 |
|
|
#define pUSB_RXTYPE ((volatile unsigned short *)USB_RXTYPE)
|
| 252 |
|
|
#define pUSB_RXINTERVAL ((volatile unsigned short *)USB_RXINTERVAL)
|
| 253 |
|
|
#define pUSB_TXCOUNT ((volatile unsigned short *)USB_TXCOUNT)
|
| 254 |
|
|
|
| 255 |
|
|
/* USB Endpoint FIFO Registers */
|
| 256 |
|
|
|
| 257 |
|
|
#define pUSB_EP0_FIFO ((volatile unsigned short *)USB_EP0_FIFO)
|
| 258 |
|
|
#define pUSB_EP1_FIFO ((volatile unsigned short *)USB_EP1_FIFO)
|
| 259 |
|
|
#define pUSB_EP2_FIFO ((volatile unsigned short *)USB_EP2_FIFO)
|
| 260 |
|
|
#define pUSB_EP3_FIFO ((volatile unsigned short *)USB_EP3_FIFO)
|
| 261 |
|
|
#define pUSB_EP4_FIFO ((volatile unsigned short *)USB_EP4_FIFO)
|
| 262 |
|
|
#define pUSB_EP5_FIFO ((volatile unsigned short *)USB_EP5_FIFO)
|
| 263 |
|
|
#define pUSB_EP6_FIFO ((volatile unsigned short *)USB_EP6_FIFO)
|
| 264 |
|
|
#define pUSB_EP7_FIFO ((volatile unsigned short *)USB_EP7_FIFO)
|
| 265 |
|
|
|
| 266 |
|
|
/* USB OTG Control Registers */
|
| 267 |
|
|
|
| 268 |
|
|
#define pUSB_OTG_DEV_CTL ((volatile unsigned short *)USB_OTG_DEV_CTL)
|
| 269 |
|
|
#define pUSB_OTG_VBUS_IRQ ((volatile unsigned short *)USB_OTG_VBUS_IRQ)
|
| 270 |
|
|
#define pUSB_OTG_VBUS_MASK ((volatile unsigned short *)USB_OTG_VBUS_MASK)
|
| 271 |
|
|
|
| 272 |
|
|
/* USB Phy Control Registers */
|
| 273 |
|
|
|
| 274 |
|
|
#define pUSB_LINKINFO ((volatile unsigned short *)USB_LINKINFO)
|
| 275 |
|
|
#define pUSB_VPLEN ((volatile unsigned short *)USB_VPLEN)
|
| 276 |
|
|
#define pUSB_HS_EOF1 ((volatile unsigned short *)USB_HS_EOF1)
|
| 277 |
|
|
#define pUSB_FS_EOF1 ((volatile unsigned short *)USB_FS_EOF1)
|
| 278 |
|
|
#define pUSB_LS_EOF1 ((volatile unsigned short *)USB_LS_EOF1)
|
| 279 |
|
|
|
| 280 |
|
|
/* (APHY_CNTRL is for ADI usage only) */
|
| 281 |
|
|
|
| 282 |
|
|
#define pUSB_APHY_CNTRL ((volatile unsigned short *)USB_APHY_CNTRL)
|
| 283 |
|
|
|
| 284 |
|
|
/* (APHY_CALIB is for ADI usage only) */
|
| 285 |
|
|
|
| 286 |
|
|
#define pUSB_APHY_CALIB ((volatile unsigned short *)USB_APHY_CALIB)
|
| 287 |
|
|
#define pUSB_APHY_CNTRL2 ((volatile unsigned short *)USB_APHY_CNTRL2)
|
| 288 |
|
|
|
| 289 |
|
|
/* (PHY_TEST is for ADI usage only) */
|
| 290 |
|
|
|
| 291 |
|
|
#define pUSB_PHY_TEST ((volatile unsigned short *)USB_PHY_TEST)
|
| 292 |
|
|
#define pUSB_PLLOSC_CTRL ((volatile unsigned short *)USB_PLLOSC_CTRL)
|
| 293 |
|
|
#define pUSB_SRP_CLKDIV ((volatile unsigned short *)USB_SRP_CLKDIV)
|
| 294 |
|
|
|
| 295 |
|
|
/* USB Endpoint 0 Control Registers */
|
| 296 |
|
|
|
| 297 |
|
|
#define pUSB_EP_NI0_TXMAXP ((volatile unsigned short *)USB_EP_NI0_TXMAXP)
|
| 298 |
|
|
#define pUSB_EP_NI0_TXCSR ((volatile unsigned short *)USB_EP_NI0_TXCSR)
|
| 299 |
|
|
#define pUSB_EP_NI0_RXMAXP ((volatile unsigned short *)USB_EP_NI0_RXMAXP)
|
| 300 |
|
|
#define pUSB_EP_NI0_RXCSR ((volatile unsigned short *)USB_EP_NI0_RXCSR)
|
| 301 |
|
|
#define pUSB_EP_NI0_RXCOUNT ((volatile unsigned short *)USB_EP_NI0_RXCOUNT)
|
| 302 |
|
|
#define pUSB_EP_NI0_TXTYPE ((volatile unsigned short *)USB_EP_NI0_TXTYPE)
|
| 303 |
|
|
#define pUSB_EP_NI0_TXINTERVAL ((volatile unsigned short *)USB_EP_NI0_TXINTERVAL)
|
| 304 |
|
|
#define pUSB_EP_NI0_RXTYPE ((volatile unsigned short *)USB_EP_NI0_RXTYPE)
|
| 305 |
|
|
#define pUSB_EP_NI0_RXINTERVAL ((volatile unsigned short *)USB_EP_NI0_RXINTERVAL)
|
| 306 |
|
|
|
| 307 |
|
|
/* USB Endpoint 1 Control Registers */
|
| 308 |
|
|
|
| 309 |
|
|
#define pUSB_EP_NI0_TXCOUNT ((volatile unsigned short *)USB_EP_NI0_TXCOUNT)
|
| 310 |
|
|
#define pUSB_EP_NI1_TXMAXP ((volatile unsigned short *)USB_EP_NI1_TXMAXP)
|
| 311 |
|
|
#define pUSB_EP_NI1_TXCSR ((volatile unsigned short *)USB_EP_NI1_TXCSR)
|
| 312 |
|
|
#define pUSB_EP_NI1_RXMAXP ((volatile unsigned short *)USB_EP_NI1_RXMAXP)
|
| 313 |
|
|
#define pUSB_EP_NI1_RXCSR ((volatile unsigned short *)USB_EP_NI1_RXCSR)
|
| 314 |
|
|
#define pUSB_EP_NI1_RXCOUNT ((volatile unsigned short *)USB_EP_NI1_RXCOUNT)
|
| 315 |
|
|
#define pUSB_EP_NI1_TXTYPE ((volatile unsigned short *)USB_EP_NI1_TXTYPE)
|
| 316 |
|
|
#define pUSB_EP_NI1_TXINTERVAL ((volatile unsigned short *)USB_EP_NI1_TXINTERVAL)
|
| 317 |
|
|
#define pUSB_EP_NI1_RXTYPE ((volatile unsigned short *)USB_EP_NI1_RXTYPE)
|
| 318 |
|
|
#define pUSB_EP_NI1_RXINTERVAL ((volatile unsigned short *)USB_EP_NI1_RXINTERVAL)
|
| 319 |
|
|
|
| 320 |
|
|
/* USB Endpoint 2 Control Registers */
|
| 321 |
|
|
|
| 322 |
|
|
#define pUSB_EP_NI1_TXCOUNT ((volatile unsigned short *)USB_EP_NI1_TXCOUNT)
|
| 323 |
|
|
#define pUSB_EP_NI2_TXMAXP ((volatile unsigned short *)USB_EP_NI2_TXMAXP)
|
| 324 |
|
|
#define pUSB_EP_NI2_TXCSR ((volatile unsigned short *)USB_EP_NI2_TXCSR)
|
| 325 |
|
|
#define pUSB_EP_NI2_RXMAXP ((volatile unsigned short *)USB_EP_NI2_RXMAXP)
|
| 326 |
|
|
#define pUSB_EP_NI2_RXCSR ((volatile unsigned short *)USB_EP_NI2_RXCSR)
|
| 327 |
|
|
#define pUSB_EP_NI2_RXCOUNT ((volatile unsigned short *)USB_EP_NI2_RXCOUNT)
|
| 328 |
|
|
#define pUSB_EP_NI2_TXTYPE ((volatile unsigned short *)USB_EP_NI2_TXTYPE)
|
| 329 |
|
|
#define pUSB_EP_NI2_TXINTERVAL ((volatile unsigned short *)USB_EP_NI2_TXINTERVAL)
|
| 330 |
|
|
#define pUSB_EP_NI2_RXTYPE ((volatile unsigned short *)USB_EP_NI2_RXTYPE)
|
| 331 |
|
|
#define pUSB_EP_NI2_RXINTERVAL ((volatile unsigned short *)USB_EP_NI2_RXINTERVAL)
|
| 332 |
|
|
|
| 333 |
|
|
/* USB Endpoint 3 Control Registers */
|
| 334 |
|
|
|
| 335 |
|
|
#define pUSB_EP_NI2_TXCOUNT ((volatile unsigned short *)USB_EP_NI2_TXCOUNT)
|
| 336 |
|
|
#define pUSB_EP_NI3_TXMAXP ((volatile unsigned short *)USB_EP_NI3_TXMAXP)
|
| 337 |
|
|
#define pUSB_EP_NI3_TXCSR ((volatile unsigned short *)USB_EP_NI3_TXCSR)
|
| 338 |
|
|
#define pUSB_EP_NI3_RXMAXP ((volatile unsigned short *)USB_EP_NI3_RXMAXP)
|
| 339 |
|
|
#define pUSB_EP_NI3_RXCSR ((volatile unsigned short *)USB_EP_NI3_RXCSR)
|
| 340 |
|
|
#define pUSB_EP_NI3_RXCOUNT ((volatile unsigned short *)USB_EP_NI3_RXCOUNT)
|
| 341 |
|
|
#define pUSB_EP_NI3_TXTYPE ((volatile unsigned short *)USB_EP_NI3_TXTYPE)
|
| 342 |
|
|
#define pUSB_EP_NI3_TXINTERVAL ((volatile unsigned short *)USB_EP_NI3_TXINTERVAL)
|
| 343 |
|
|
#define pUSB_EP_NI3_RXTYPE ((volatile unsigned short *)USB_EP_NI3_RXTYPE)
|
| 344 |
|
|
#define pUSB_EP_NI3_RXINTERVAL ((volatile unsigned short *)USB_EP_NI3_RXINTERVAL)
|
| 345 |
|
|
|
| 346 |
|
|
/* USB Endpoint 4 Control Registers */
|
| 347 |
|
|
|
| 348 |
|
|
#define pUSB_EP_NI3_TXCOUNT ((volatile unsigned short *)USB_EP_NI3_TXCOUNT)
|
| 349 |
|
|
#define pUSB_EP_NI4_TXMAXP ((volatile unsigned short *)USB_EP_NI4_TXMAXP)
|
| 350 |
|
|
#define pUSB_EP_NI4_TXCSR ((volatile unsigned short *)USB_EP_NI4_TXCSR)
|
| 351 |
|
|
#define pUSB_EP_NI4_RXMAXP ((volatile unsigned short *)USB_EP_NI4_RXMAXP)
|
| 352 |
|
|
#define pUSB_EP_NI4_RXCSR ((volatile unsigned short *)USB_EP_NI4_RXCSR)
|
| 353 |
|
|
#define pUSB_EP_NI4_RXCOUNT ((volatile unsigned short *)USB_EP_NI4_RXCOUNT)
|
| 354 |
|
|
#define pUSB_EP_NI4_TXTYPE ((volatile unsigned short *)USB_EP_NI4_TXTYPE)
|
| 355 |
|
|
#define pUSB_EP_NI4_TXINTERVAL ((volatile unsigned short *)USB_EP_NI4_TXINTERVAL)
|
| 356 |
|
|
#define pUSB_EP_NI4_RXTYPE ((volatile unsigned short *)USB_EP_NI4_RXTYPE)
|
| 357 |
|
|
#define pUSB_EP_NI4_RXINTERVAL ((volatile unsigned short *)USB_EP_NI4_RXINTERVAL)
|
| 358 |
|
|
|
| 359 |
|
|
/* USB Endpoint 5 Control Registers */
|
| 360 |
|
|
|
| 361 |
|
|
#define pUSB_EP_NI4_TXCOUNT ((volatile unsigned short *)USB_EP_NI4_TXCOUNT)
|
| 362 |
|
|
#define pUSB_EP_NI5_TXMAXP ((volatile unsigned short *)USB_EP_NI5_TXMAXP)
|
| 363 |
|
|
#define pUSB_EP_NI5_TXCSR ((volatile unsigned short *)USB_EP_NI5_TXCSR)
|
| 364 |
|
|
#define pUSB_EP_NI5_RXMAXP ((volatile unsigned short *)USB_EP_NI5_RXMAXP)
|
| 365 |
|
|
#define pUSB_EP_NI5_RXCSR ((volatile unsigned short *)USB_EP_NI5_RXCSR)
|
| 366 |
|
|
#define pUSB_EP_NI5_RXCOUNT ((volatile unsigned short *)USB_EP_NI5_RXCOUNT)
|
| 367 |
|
|
#define pUSB_EP_NI5_TXTYPE ((volatile unsigned short *)USB_EP_NI5_TXTYPE)
|
| 368 |
|
|
#define pUSB_EP_NI5_TXINTERVAL ((volatile unsigned short *)USB_EP_NI5_TXINTERVAL)
|
| 369 |
|
|
#define pUSB_EP_NI5_RXTYPE ((volatile unsigned short *)USB_EP_NI5_RXTYPE)
|
| 370 |
|
|
#define pUSB_EP_NI5_RXINTERVAL ((volatile unsigned short *)USB_EP_NI5_RXINTERVAL)
|
| 371 |
|
|
|
| 372 |
|
|
/* USB Endpoint 6 Control Registers */
|
| 373 |
|
|
|
| 374 |
|
|
#define pUSB_EP_NI5_TXCOUNT ((volatile unsigned short *)USB_EP_NI5_TXCOUNT)
|
| 375 |
|
|
#define pUSB_EP_NI6_TXMAXP ((volatile unsigned short *)USB_EP_NI6_TXMAXP)
|
| 376 |
|
|
#define pUSB_EP_NI6_TXCSR ((volatile unsigned short *)USB_EP_NI6_TXCSR)
|
| 377 |
|
|
#define pUSB_EP_NI6_RXMAXP ((volatile unsigned short *)USB_EP_NI6_RXMAXP)
|
| 378 |
|
|
#define pUSB_EP_NI6_RXCSR ((volatile unsigned short *)USB_EP_NI6_RXCSR)
|
| 379 |
|
|
#define pUSB_EP_NI6_RXCOUNT ((volatile unsigned short *)USB_EP_NI6_RXCOUNT)
|
| 380 |
|
|
#define pUSB_EP_NI6_TXTYPE ((volatile unsigned short *)USB_EP_NI6_TXTYPE)
|
| 381 |
|
|
#define pUSB_EP_NI6_TXINTERVAL ((volatile unsigned short *)USB_EP_NI6_TXINTERVAL)
|
| 382 |
|
|
#define pUSB_EP_NI6_RXTYPE ((volatile unsigned short *)USB_EP_NI6_RXTYPE)
|
| 383 |
|
|
#define pUSB_EP_NI6_RXINTERVAL ((volatile unsigned short *)USB_EP_NI6_RXINTERVAL)
|
| 384 |
|
|
|
| 385 |
|
|
/* USB Endpoint 7 Control Registers */
|
| 386 |
|
|
|
| 387 |
|
|
#define pUSB_EP_NI6_TXCOUNT ((volatile unsigned short *)USB_EP_NI6_TXCOUNT)
|
| 388 |
|
|
#define pUSB_EP_NI7_TXMAXP ((volatile unsigned short *)USB_EP_NI7_TXMAXP)
|
| 389 |
|
|
#define pUSB_EP_NI7_TXCSR ((volatile unsigned short *)USB_EP_NI7_TXCSR)
|
| 390 |
|
|
#define pUSB_EP_NI7_RXMAXP ((volatile unsigned short *)USB_EP_NI7_RXMAXP)
|
| 391 |
|
|
#define pUSB_EP_NI7_RXCSR ((volatile unsigned short *)USB_EP_NI7_RXCSR)
|
| 392 |
|
|
#define pUSB_EP_NI7_RXCOUNT ((volatile unsigned short *)USB_EP_NI7_RXCOUNT)
|
| 393 |
|
|
#define pUSB_EP_NI7_TXTYPE ((volatile unsigned short *)USB_EP_NI7_TXTYPE)
|
| 394 |
|
|
#define pUSB_EP_NI7_TXINTERVAL ((volatile unsigned short *)USB_EP_NI7_TXINTERVAL)
|
| 395 |
|
|
#define pUSB_EP_NI7_RXTYPE ((volatile unsigned short *)USB_EP_NI7_RXTYPE)
|
| 396 |
|
|
#define pUSB_EP_NI7_RXINTERVAL ((volatile unsigned short *)USB_EP_NI7_RXINTERVAL)
|
| 397 |
|
|
#define pUSB_EP_NI7_TXCOUNT ((volatile unsigned short *)USB_EP_NI7_TXCOUNT)
|
| 398 |
|
|
#define pUSB_DMA_INTERRUPT ((volatile unsigned short *)USB_DMA_INTERRUPT)
|
| 399 |
|
|
|
| 400 |
|
|
/* USB Channel 0 Config Registers */
|
| 401 |
|
|
|
| 402 |
|
|
#define pUSB_DMA0CONTROL ((volatile unsigned short *)USB_DMA0CONTROL)
|
| 403 |
|
|
#define pUSB_DMA0ADDRLOW ((volatile unsigned short *)USB_DMA0ADDRLOW)
|
| 404 |
|
|
#define pUSB_DMA0ADDRHIGH ((volatile unsigned short *)USB_DMA0ADDRHIGH)
|
| 405 |
|
|
#define pUSB_DMA0COUNTLOW ((volatile unsigned short *)USB_DMA0COUNTLOW)
|
| 406 |
|
|
#define pUSB_DMA0COUNTHIGH ((volatile unsigned short *)USB_DMA0COUNTHIGH)
|
| 407 |
|
|
|
| 408 |
|
|
/* USB Channel 1 Config Registers */
|
| 409 |
|
|
|
| 410 |
|
|
#define pUSB_DMA1CONTROL ((volatile unsigned short *)USB_DMA1CONTROL)
|
| 411 |
|
|
#define pUSB_DMA1ADDRLOW ((volatile unsigned short *)USB_DMA1ADDRLOW)
|
| 412 |
|
|
#define pUSB_DMA1ADDRHIGH ((volatile unsigned short *)USB_DMA1ADDRHIGH)
|
| 413 |
|
|
#define pUSB_DMA1COUNTLOW ((volatile unsigned short *)USB_DMA1COUNTLOW)
|
| 414 |
|
|
#define pUSB_DMA1COUNTHIGH ((volatile unsigned short *)USB_DMA1COUNTHIGH)
|
| 415 |
|
|
|
| 416 |
|
|
/* USB Channel 2 Config Registers */
|
| 417 |
|
|
|
| 418 |
|
|
#define pUSB_DMA2CONTROL ((volatile unsigned short *)USB_DMA2CONTROL)
|
| 419 |
|
|
#define pUSB_DMA2ADDRLOW ((volatile unsigned short *)USB_DMA2ADDRLOW)
|
| 420 |
|
|
#define pUSB_DMA2ADDRHIGH ((volatile unsigned short *)USB_DMA2ADDRHIGH)
|
| 421 |
|
|
#define pUSB_DMA2COUNTLOW ((volatile unsigned short *)USB_DMA2COUNTLOW)
|
| 422 |
|
|
#define pUSB_DMA2COUNTHIGH ((volatile unsigned short *)USB_DMA2COUNTHIGH)
|
| 423 |
|
|
|
| 424 |
|
|
/* USB Channel 3 Config Registers */
|
| 425 |
|
|
|
| 426 |
|
|
#define pUSB_DMA3CONTROL ((volatile unsigned short *)USB_DMA3CONTROL)
|
| 427 |
|
|
#define pUSB_DMA3ADDRLOW ((volatile unsigned short *)USB_DMA3ADDRLOW)
|
| 428 |
|
|
#define pUSB_DMA3ADDRHIGH ((volatile unsigned short *)USB_DMA3ADDRHIGH)
|
| 429 |
|
|
#define pUSB_DMA3COUNTLOW ((volatile unsigned short *)USB_DMA3COUNTLOW)
|
| 430 |
|
|
#define pUSB_DMA3COUNTHIGH ((volatile unsigned short *)USB_DMA3COUNTHIGH)
|
| 431 |
|
|
|
| 432 |
|
|
/* USB Channel 4 Config Registers */
|
| 433 |
|
|
|
| 434 |
|
|
#define pUSB_DMA4CONTROL ((volatile unsigned short *)USB_DMA4CONTROL)
|
| 435 |
|
|
#define pUSB_DMA4ADDRLOW ((volatile unsigned short *)USB_DMA4ADDRLOW)
|
| 436 |
|
|
#define pUSB_DMA4ADDRHIGH ((volatile unsigned short *)USB_DMA4ADDRHIGH)
|
| 437 |
|
|
#define pUSB_DMA4COUNTLOW ((volatile unsigned short *)USB_DMA4COUNTLOW)
|
| 438 |
|
|
#define pUSB_DMA4COUNTHIGH ((volatile unsigned short *)USB_DMA4COUNTHIGH)
|
| 439 |
|
|
|
| 440 |
|
|
/* USB Channel 5 Config Registers */
|
| 441 |
|
|
|
| 442 |
|
|
#define pUSB_DMA5CONTROL ((volatile unsigned short *)USB_DMA5CONTROL)
|
| 443 |
|
|
#define pUSB_DMA5ADDRLOW ((volatile unsigned short *)USB_DMA5ADDRLOW)
|
| 444 |
|
|
#define pUSB_DMA5ADDRHIGH ((volatile unsigned short *)USB_DMA5ADDRHIGH)
|
| 445 |
|
|
#define pUSB_DMA5COUNTLOW ((volatile unsigned short *)USB_DMA5COUNTLOW)
|
| 446 |
|
|
#define pUSB_DMA5COUNTHIGH ((volatile unsigned short *)USB_DMA5COUNTHIGH)
|
| 447 |
|
|
|
| 448 |
|
|
/* USB Channel 6 Config Registers */
|
| 449 |
|
|
|
| 450 |
|
|
#define pUSB_DMA6CONTROL ((volatile unsigned short *)USB_DMA6CONTROL)
|
| 451 |
|
|
#define pUSB_DMA6ADDRLOW ((volatile unsigned short *)USB_DMA6ADDRLOW)
|
| 452 |
|
|
#define pUSB_DMA6ADDRHIGH ((volatile unsigned short *)USB_DMA6ADDRHIGH)
|
| 453 |
|
|
#define pUSB_DMA6COUNTLOW ((volatile unsigned short *)USB_DMA6COUNTLOW)
|
| 454 |
|
|
#define pUSB_DMA6COUNTHIGH ((volatile unsigned short *)USB_DMA6COUNTHIGH)
|
| 455 |
|
|
|
| 456 |
|
|
/* USB Channel 7 Config Registers */
|
| 457 |
|
|
|
| 458 |
|
|
#define pUSB_DMA7CONTROL ((volatile unsigned short *)USB_DMA7CONTROL)
|
| 459 |
|
|
#define pUSB_DMA7ADDRLOW ((volatile unsigned short *)USB_DMA7ADDRLOW)
|
| 460 |
|
|
#define pUSB_DMA7ADDRHIGH ((volatile unsigned short *)USB_DMA7ADDRHIGH)
|
| 461 |
|
|
#define pUSB_DMA7COUNTLOW ((volatile unsigned short *)USB_DMA7COUNTLOW)
|
| 462 |
|
|
#define pUSB_DMA7COUNTHIGH ((volatile unsigned short *)USB_DMA7COUNTHIGH)
|
| 463 |
|
|
|
| 464 |
|
|
/* Keypad Registers */
|
| 465 |
|
|
|
| 466 |
|
|
#define pKPAD_CTL ((volatile unsigned short *)KPAD_CTL)
|
| 467 |
|
|
#define pKPAD_PRESCALE ((volatile unsigned short *)KPAD_PRESCALE)
|
| 468 |
|
|
#define pKPAD_MSEL ((volatile unsigned short *)KPAD_MSEL)
|
| 469 |
|
|
#define pKPAD_ROWCOL ((volatile unsigned short *)KPAD_ROWCOL)
|
| 470 |
|
|
#define pKPAD_STAT ((volatile unsigned short *)KPAD_STAT)
|
| 471 |
|
|
#define pKPAD_SOFTEVAL ((volatile unsigned short *)KPAD_SOFTEVAL)
|
| 472 |
|
|
|
| 473 |
|
|
/* Pixel Compositor (PIXC) Registers */
|
| 474 |
|
|
|
| 475 |
|
|
#define pPIXC_CTL ((volatile unsigned short *)PIXC_CTL)
|
| 476 |
|
|
#define pPIXC_PPL ((volatile unsigned short *)PIXC_PPL)
|
| 477 |
|
|
#define pPIXC_LPF ((volatile unsigned short *)PIXC_LPF)
|
| 478 |
|
|
#define pPIXC_AHSTART ((volatile unsigned short *)PIXC_AHSTART)
|
| 479 |
|
|
#define pPIXC_AHEND ((volatile unsigned short *)PIXC_AHEND)
|
| 480 |
|
|
#define pPIXC_AVSTART ((volatile unsigned short *)PIXC_AVSTART)
|
| 481 |
|
|
#define pPIXC_AVEND ((volatile unsigned short *)PIXC_AVEND)
|
| 482 |
|
|
#define pPIXC_ATRANSP ((volatile unsigned short *)PIXC_ATRANSP)
|
| 483 |
|
|
#define pPIXC_BHSTART ((volatile unsigned short *)PIXC_BHSTART)
|
| 484 |
|
|
#define pPIXC_BHEND ((volatile unsigned short *)PIXC_BHEND)
|
| 485 |
|
|
#define pPIXC_BVSTART ((volatile unsigned short *)PIXC_BVSTART)
|
| 486 |
|
|
#define pPIXC_BVEND ((volatile unsigned short *)PIXC_BVEND)
|
| 487 |
|
|
#define pPIXC_BTRANSP ((volatile unsigned short *)PIXC_BTRANSP)
|
| 488 |
|
|
#define pPIXC_INTRSTAT ((volatile unsigned short *)PIXC_INTRSTAT)
|
| 489 |
|
|
#define pPIXC_RYCON ((volatile unsigned long *)PIXC_RYCON)
|
| 490 |
|
|
#define pPIXC_GUCON ((volatile unsigned long *)PIXC_GUCON)
|
| 491 |
|
|
#define pPIXC_BVCON ((volatile unsigned long *)PIXC_BVCON)
|
| 492 |
|
|
#define pPIXC_CCBIAS ((volatile unsigned long *)PIXC_CCBIAS)
|
| 493 |
|
|
#define pPIXC_TC ((volatile unsigned long *)PIXC_TC)
|
| 494 |
|
|
|
| 495 |
|
|
#ifdef _MISRA_RULES
|
| 496 |
|
|
#pragma diag(pop)
|
| 497 |
|
|
#endif /* _MISRA_RULES */
|
| 498 |
|
|
|
| 499 |
|
|
#endif /* _CDEF_BF547_H */
|
