OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [libgloss/] [microblaze/] [crt0.S] - Blame information for rev 300

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* Copyright (c) 2001, 2009 Xilinx, Inc.  All rights reserved.
2
 
3
   Redistribution and use in source and binary forms, with or without
4
   modification, are permitted provided that the following conditions are
5
   met:
6
 
7
   1.  Redistributions source code must retain the above copyright notice,
8
   this list of conditions and the following disclaimer.
9
 
10
   2.  Redistributions in binary form must reproduce the above copyright
11
   notice, this list of conditions and the following disclaimer in the
12
   documentation and/or other materials provided with the distribution.
13
 
14
   3.  Neither the name of Xilinx nor the names of its contributors may be
15
   used to endorse or promote products derived from this software without
16
   specific prior written permission.
17
 
18
   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER AND CONTRIBUTORS "AS
19
   IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
20
   TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
21
   PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22
   HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23
   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
24
   TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
25
   PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
26
   LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
27
   NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
28
   SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29
 
30
 
31
 
32
        MicroBlaze Vector Map for standalone executables
33
 
34
         Address                Vector type                 Label
35
         -------                -----------                 ------
36
 
37
        # 0x00 #                (-- IMM --)
38
        # 0x04 #                Reset                       _start1
39
 
40
        # 0x08 #                (-- IMM --)
41
        # 0x0c #                Software Exception          _exception_handler
42
 
43
        # 0x10 #                (-- IMM --)
44
        # 0x14 #                Hardware Interrupt          _interrupt_handler
45
 
46
        # 0x18 #                (-- IMM --)
47
        # 0x1C #                Breakpoint Exception        (-- Don't Care --)
48
 
49
        # 0x20 #                (-- IMM --)
50
        # 0x24 #                Hardware Exception          _hw_exception_handler
51
 
52
*/
53
 
54
 
55
        .globl _start
56
        .section .vectors.reset, "ax"
57
        .align 2
58
        .ent _start
59
        .type _start, @function
60
_start:
61
        brai    _start1
62
        .end _start
63
 
64
        .section .vectors.sw_exception, "ax"
65
        .align 2
66
_vector_sw_exception:
67
        brai    _exception_handler
68
 
69
        .section .vectors.interrupt, "ax"
70
        .align 2
71
_vector_interrupt:
72
        brai    _interrupt_handler
73
 
74
        .section .vectors.hw_exception, "ax"
75
        .align 2
76
_vector_hw_exception:
77
        brai    _hw_exception_handler
78
 
79
        .section .text
80
        .globl _start1
81
        .align 2
82
        .ent _start1
83
        .type _start1, @function
84
_start1:
85
        la      r13, r0, _SDA_BASE_         /* Set the Small Data Anchors and the stack pointer */
86
        la      r2, r0, _SDA2_BASE_
87
        la      r1, r0, _stack-16           /* 16 bytes (4 words are needed by crtinit for args and link reg */
88
 
89
        brlid   r15, _crtinit               /* Initialize BSS and run program */
90
        nop
91
 
92
        brlid   r15, exit                   /* Call exit with the return value of main */
93
        addik   r5, r3, 0
94
 
95
        /* Control does not reach here */
96
        .end _start1
97
 
98
 
99
/*
100
        _exit
101
        Our simple _exit
102
*/
103
        .globl _exit
104
        .align 2
105
        .ent _exit
106
        .type _exit, @function
107
_exit:
108
        bri     0
109
        .end _exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.