OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [libgloss/] [microblaze/] [sim-crtinit.S] - Blame information for rev 326

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
## Copyright (c) 2001, 2009 Xilinx, Inc.  All rights reserved.
2
##
3
## Redistribution and use in source and binary forms, with or without
4
## modification, are permitted provided that the following conditions are
5
## met:
6
##
7
## 1.  Redistributions source code must retain the above copyright notice,
8
## this list of conditions and the following disclaimer.
9
##
10
## 2.  Redistributions in binary form must reproduce the above copyright
11
## notice, this list of conditions and the following disclaimer in the
12
## documentation and/or other materials provided with the distribution.
13
##
14
## 3.  Neither the name of Xilinx nor the names of its contributors may be
15
## used to endorse or promote products derived from this software without
16
## specific prior written permission.
17
##
18
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER AND CONTRIBUTORS "AS
19
## IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
20
## TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
21
## PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22
## HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23
## SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
24
## TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
25
## PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
26
## LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
27
## NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
28
## SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29
#
30
#
31
# sim-crtinit.s
32
#
33
# Default second stage of C run-time initialization that does not peform
34
# BSS initialization to zero. Typical use is on a simulator.
35
#
36
 
37
        .globl _crtinit
38
        .align 2
39
        .ent _crtinit
40
 
41
_crtinit:
42
        addi    r1, r1, -20                     /* Save Link register    */
43
        swi     r15, r1, 0
44
 
45
        brlid   r15, _program_init              /* Initialize the program  */
46
        nop
47
 
48
        brlid   r15, __init                     /* Invoke language initialization functions */
49
        nop
50
 
51
        addi    r6, r0, 0                       /* Initialize argc = 1 and argv = NULL and envp = NULL  */
52
        addi    r7, r0, 0
53
        brlid   r15, main                       /* Execute the program */
54
        addi    r5, r0, 0
55
 
56
        addik   r19, r3, 0                      /* Save return value */
57
 
58
        brlid   r15, __fini                     /* Invoke language cleanup functions */
59
        nop
60
 
61
        brlid   r15, _program_clean             /* Cleanup the program  */
62
        nop
63
 
64
        lw      r15, r1, r0                     /* Return back to CRT   */
65
        addik   r3, r19, 0                      /* Restore return value */
66
        rtsd    r15, 8
67
        addi    r1, r1, 20
68
        .end _crtinit
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.