OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [libgloss/] [or32/] [or1ksim-board.h] - Blame information for rev 226

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* Newlib board descriptions for Or1ksim
2
 
3
   Copyright (C)
4
   Copyright (C) 2008, 2010 Embecosm Limited
5
 
6
   Contributor
7
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
8
 
9
   This file is part of Newlib.
10
 
11
   This program is free software; you can redistribute it and/or modify it
12
   under the terms of the GNU General Public License as published by the Free
13
   Software Foundation; either version 3 of the License, or (at your option)
14
   any later version.
15
 
16
   This program is distributed in the hope that it will be useful, but WITHOUT
17
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19
   more details.
20
 
21
   You should have received a copy of the GNU General Public License along
22
   with this program.  If not, see <http://www.gnu.org/licenses/>.            */
23
/* -------------------------------------------------------------------------- */
24
/* This program is commented throughout in a fashion suitable for processing
25
   with Doxygen.                                                              */
26
/* -------------------------------------------------------------------------- */
27
 
28
/* This machine configuration matches the Or1ksim configuration file in this
29
   directory. */
30
 
31
#ifndef OR1KSIM_BOARD__H
32
#define OR1KSIM_BOARD__H
33
 
34 226 julius
/* Cache information (no longer used, cache configured through UPR and CCFGRs)*/
35 207 jeremybenn
#define IC_ENABLE           1
36 226 julius
#define IC_SIZE          8192
37 207 jeremybenn
 
38
#define DC_ENABLE           0
39
#define DC_SIZE          8192
40
 
41
#define SDRAM_BASE_ADDR 0x00000000
42
#define SDRAM_TMS_VAL   0x07248230
43
 
44
/* UART information */
45
#define IN_CLK            25000000      /*!< 25 MHz */
46
#define UART_BAUD_RATE      115200      /*!< 115.2 kHz */
47
 
48
#define UART_BASE       0x90000000
49
#define UART_IRQ                19
50
 
51
/* l.nop constants */
52
#define NOP_EXIT        0x0001      /*!< End of simulation */
53
#define NOP_PUTC        0x0004      /*!< Put a character */
54
 
55
/*! Define UART_AUTO_ECHO to have the UART echo reads. */
56
#undef UART_AUTO_ECHO
57
 
58
/*! 8-bit register access macro */
59
#define REG8(add) *((volatile unsigned char *) (add))
60
 
61
#endif  /* OR1KSIM_BOARD__H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.