| 1 |
207 |
jeremybenn |
/*
|
| 2 |
|
|
* Copyright (c) 2009 ARM Ltd
|
| 3 |
|
|
* All rights reserved.
|
| 4 |
|
|
*
|
| 5 |
|
|
* Redistribution and use in source and binary forms, with or without
|
| 6 |
|
|
* modification, are permitted provided that the following conditions
|
| 7 |
|
|
* are met:
|
| 8 |
|
|
* 1. Redistributions of source code must retain the above copyright
|
| 9 |
|
|
* notice, this list of conditions and the following disclaimer.
|
| 10 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
| 11 |
|
|
* notice, this list of conditions and the following disclaimer in the
|
| 12 |
|
|
* documentation and/or other materials provided with the distribution.
|
| 13 |
|
|
* 3. The name of the company may not be used to endorse or promote
|
| 14 |
|
|
* products derived from this software without specific prior written
|
| 15 |
|
|
* permission.
|
| 16 |
|
|
*
|
| 17 |
|
|
* THIS SOFTWARE IS PROVIDED BY ARM LTD ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
| 18 |
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
| 19 |
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
| 20 |
|
|
* IN NO EVENT SHALL ARM LTD BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
| 21 |
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
|
| 22 |
|
|
* TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
| 23 |
|
|
* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
| 24 |
|
|
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
| 25 |
|
|
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
| 26 |
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
| 27 |
|
|
*/
|
| 28 |
|
|
|
| 29 |
|
|
#ifndef ARM_ASM__H
|
| 30 |
|
|
#define ARM_ASM__H
|
| 31 |
|
|
|
| 32 |
|
|
/* First define some macros that keep everything else sane. */
|
| 33 |
|
|
#if defined (__ARM_ARCH_7A__) || defined (__ARM_ARCH_7R__)
|
| 34 |
|
|
#define _ISA_ARM_7
|
| 35 |
|
|
#endif
|
| 36 |
|
|
|
| 37 |
|
|
#if defined (_ISA_ARM_7) || defined (__ARM_ARCH_6__) || \
|
| 38 |
|
|
defined (__ARM_ARCH_6J__) || defined (__ARM_ARCH_6T2__) || \
|
| 39 |
|
|
defined (__ARM_ARCH_6K__) || defined (__ARM_ARCH_6ZK__) || \
|
| 40 |
|
|
defined (__ARM_ARCH_6Z__)
|
| 41 |
|
|
#define _ISA_ARM_6
|
| 42 |
|
|
#endif
|
| 43 |
|
|
|
| 44 |
|
|
#if defined (_ISA_ARM_6) || defined (__ARM_ARCH_5__) || \
|
| 45 |
|
|
defined (__ARM_ARCH_5T__) || defined (__ARM_ARCH_5TE__) || \
|
| 46 |
|
|
defined (__ARM_ARCH_5TEJ__)
|
| 47 |
|
|
#define _ISA_ARM_5
|
| 48 |
|
|
#endif
|
| 49 |
|
|
|
| 50 |
|
|
#if defined (_ISA_ARM_5) || defined (__ARM_ARCH_4T__)
|
| 51 |
|
|
#define _ISA_ARM_4T
|
| 52 |
|
|
#endif
|
| 53 |
|
|
|
| 54 |
|
|
#if defined (__ARM_ARCH_7M__) || defined (__ARM_ARCH_7__)
|
| 55 |
|
|
#define _ISA_THUMB_2
|
| 56 |
|
|
#endif
|
| 57 |
|
|
|
| 58 |
|
|
#if defined (_ISA_THUMB_2) || defined (__ARM_ARCH_6M__)
|
| 59 |
|
|
#define _ISA_THUMB_1
|
| 60 |
|
|
#endif
|
| 61 |
|
|
|
| 62 |
|
|
|
| 63 |
|
|
/* Now some macros for common instruction sequences. */
|
| 64 |
|
|
|
| 65 |
|
|
asm(".macro RETURN cond=\n\t"
|
| 66 |
|
|
#if defined (_ISA_ARM_4T) || defined (_ISA_THUMB_1)
|
| 67 |
|
|
"bx\\cond lr\n\t"
|
| 68 |
|
|
#else
|
| 69 |
|
|
"mov\\cond pc, lr\n\t"
|
| 70 |
|
|
#endif
|
| 71 |
|
|
".endm"
|
| 72 |
|
|
);
|
| 73 |
|
|
|
| 74 |
|
|
asm(".macro optpld base, offset=#0\n\t"
|
| 75 |
|
|
#if defined (_ISA_ARM_7)
|
| 76 |
|
|
"pld [\\base, \\offset]\n\t"
|
| 77 |
|
|
#endif
|
| 78 |
|
|
".endm"
|
| 79 |
|
|
);
|
| 80 |
|
|
|
| 81 |
|
|
#endif /* ARM_ASM__H */
|
