OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libc/] [machine/] [mips/] [machine/] [regdef.h] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* regdef.h -- define MIPS register names.  */
2
 
3
#ifndef mips_regdef_h
4
 
5
#define zero    $0
6
#define v0      $2
7
#define v1      $3
8
#define a0      $4
9
#define a1      $5
10
#define a2      $6
11
#define a3      $7
12
#define t0      $8
13
#define t1      $9
14
#define t2      $10
15
#define t3      $11
16
#define t4      $12
17
#define t5      $13
18
#define t6      $14
19
#define t7      $15
20
#define s0      $16
21
#define s1      $17
22
#define s2      $18
23
#define s3      $19
24
#define s4      $20
25
#define s5      $21
26
#define s6      $22
27
#define s7      $23
28
#define t8      $24
29
#define t9      $25
30
#define k0      $26
31
#define k1      $27
32
#define gp      $gp
33
#define sp      $sp
34
#define s8      $30
35
#define ra      $31
36
#define pc      $pc
37
 
38
#endif /* mips_regdef_h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.