OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libc/] [machine/] [spu/] [fscanf.S] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
  Copyright (c) 2007, Toshiba Corporation
3
 
4
  All rights reserved.
5
 
6
  Redistribution and use in source and binary forms, with or without
7
  modification, are permitted provided that the following conditions are met:
8
 
9
    * Redistributions of source code must retain the above copyright notice,
10
  this list of conditions and the following disclaimer.
11
    * Redistributions in binary form must reproduce the above copyright
12
  notice, this list of conditions and the following disclaimer in the
13
  documentation and/or other materials provided with the distribution.
14
    * Neither the names of Toshiba nor the names of its
15
  contributors may be used to endorse or promote products derived from this
16
  software without specific prior written permission.
17
 
18
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21
  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
22
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28
  POSSIBILITY OF SUCH DAMAGE.
29
 */
30
 
31
#include "c99ppe.h"
32
 
33
        .text
34
        .align  4
35
        GLOBL   fscanf
36
        .type   fscanf, @function
37
fscanf:
38
        stqd    $0, 16($sp)             /* save caller address */
39
        il      $2, 2                   /* number of fixed arguments */
40
        brsl    $0, __stack_reg_va      /* save register to the stack frame */
41
 
42
        brsl    $0, __check_init
43
        lqd     $3, 16*2($sp)           /* $3 <- saved FP on the stack frame */
44
        lqd     $2, 0($3)               /* FP = fp->_fp */
45
        rotqby  $2, $2, $3
46
        stqd    $2, 16*2($sp)           /* replace FP on the stack frame */
47
 
48
        il      $3, SPE_C99_SIGNALCODE
49
        il      $4, SPE_C99_VFSCANF
50
        ai      $5, $sp, 16*2           /* data ($3 save address) */
51
        brsl    $0, __send_to_ppe
52
 
53
        il      $2, 16*(SPE_STACK_REGS+2+2)
54
        a       $sp, $sp, $2
55
        lqd     $0, 16($sp)             /* load caller address */
56
        bi      $0                      /* return to caller */
57
        .size   fscanf, .-fscanf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.