OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libc/] [machine/] [spu/] [spu_timer_slih_reg.c] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
(C) Copyright IBM Corp. 2008
3
 
4
All rights reserved.
5
 
6
Redistribution and use in source and binary forms, with or without
7
modification, are permitted provided that the following conditions are met:
8
 
9
* Redistributions of source code must retain the above copyright notice,
10
this list of conditions and the following disclaimer.
11
* Redistributions in binary form must reproduce the above copyright
12
notice, this list of conditions and the following disclaimer in the
13
documentation and/or other materials provided with the distribution.
14
* Neither the name of IBM nor the names of its contributors may be
15
used to endorse or promote products derived from this software without
16
specific prior written permission.
17
 
18
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
22
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28
POSSIBILITY OF SUCH DAMAGE.
29
*/
30
 
31
 
32
/* Services for SLIH registration.  */
33
#include <spu_intrinsics.h>
34
#include <spu_timer.h>
35
 
36
#define SPU_EVENT_ID(_mask) \
37
    (spu_extract(spu_cntlz(spu_promote(_mask, 0)), 0))
38
typedef unsigned (*spu_slih_t) (unsigned);
39
 
40
extern spu_slih_t __spu_slih_handlers[];
41
 
42
/* This function is called whenever an event occurs for which no second level
43
   event handler was registered. The default event handler does nothing and
44
   zeros the most significant event bit indicating that the event was processed
45
   (when in reality, it was discarded).  */
46
unsigned
47
__spu_default_slih (unsigned events)
48
{
49
  unsigned int mse;
50
 
51
  mse = 0x80000000 >> SPU_EVENT_ID (events);
52
  events &= ~mse;
53
 
54
  return (events);
55
}
56
 
57
/* Registers a SPU second level interrupt handler for the events specified by
58
   mask. The event mask consists of a set of bits corresponding to the event
59
   status bits (see channel 0 description). A mask containing multiple  1 bits
60
    will set the second level event handler for each of the events.  */
61
void
62
spu_slih_register (unsigned mask, spu_slih_t func)
63
{
64
  unsigned int id;
65
 
66
  while (mask)
67
    {
68
      id = SPU_EVENT_ID (mask);
69
      __spu_slih_handlers[id] = (func) ? func : __spu_default_slih;
70
      mask &= ~(0x80000000 >> id);
71
    }
72
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.