OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libc/] [sys/] [sysnec810/] [io.S] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
#       V800 Series Assembler Source File created by cxx732
2
        .data
3
        .sdata
4
        .bss
5
        .sbss
6
        .text
7
        #@(#)V800 Series Assembly Code Improver E1.50c [16 Jul 93]
8
        #@(#)V800 Series Assembly Code Generator E1.00f'[25 Nov 93]
9
        #@(#)V800 Series Optic Optimizer E1.00e [13 Jul 93]
10
        #@(#)optimized at Wed May 11 13:37:07 1994
11
        #@(#)option:_R_xcedfgbhjqkn___s____T:
12
        #@(#)V800 Series Optic Inliner E1.00c [14 Jul 93]
13
        #@(#)V800 Series Optic Merger E1.00b [15 Jul 93]
14
        #@(#)V800 Series Optimizing C Compiler Frontend E1.00j [26 Feb 94]
15
        .file   "/sethra/death/sef/v810/devo/newlib/libc/sys/v810/io.c"
16
        #@(#) fsort : -N8192 -G512 -C1024 -q -e -a -d
17
        .align  4
18
        .frame  __inb, .F2
19
        .globl  __inb
20
__inb:
21
        add     -.F2, sp
22
        in.b    [r6],r10
23
        andi    0xff, r10, r10
24
        add     .F2, sp
25
        jmp     [lp]
26
        .set    .F2, 0x8
27
        .set    .A2, 0x4
28
        .set    .T2, 0x0
29
        .align  4
30
        .frame  __outb, .F3
31
        .globl  __outb
32
__outb:
33
        andi    0xff, r7, r10
34
        out.b   r10,[r6]
35
        jmp     [lp]
36
        .set    .F3, 0x0
37
        .set    .A3, 0x0
38
        .set    .T3, 0x0
39
        .vline
40
        .vdebug
41
        .vdbstrtab

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.