OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libm/] [machine/] [spu/] [headers/] [truncd2.h] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* --------------------------------------------------------------  */
2
/* (C)Copyright 2001,2008,                                         */
3
/* International Business Machines Corporation,                    */
4
/* Sony Computer Entertainment, Incorporated,                      */
5
/* Toshiba Corporation,                                            */
6
/*                                                                 */
7
/* All Rights Reserved.                                            */
8
/*                                                                 */
9
/* Redistribution and use in source and binary forms, with or      */
10
/* without modification, are permitted provided that the           */
11
/* following conditions are met:                                   */
12
/*                                                                 */
13
/* - Redistributions of source code must retain the above copyright*/
14
/*   notice, this list of conditions and the following disclaimer. */
15
/*                                                                 */
16
/* - Redistributions in binary form must reproduce the above       */
17
/*   copyright notice, this list of conditions and the following   */
18
/*   disclaimer in the documentation and/or other materials        */
19
/*   provided with the distribution.                               */
20
/*                                                                 */
21
/* - Neither the name of IBM Corporation nor the names of its      */
22
/*   contributors may be used to endorse or promote products       */
23
/*   derived from this software without specific prior written     */
24
/*   permission.                                                   */
25
/*                                                                 */
26
/* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND          */
27
/* CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,     */
28
/* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF        */
29
/* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE        */
30
/* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */
31
/* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,    */
32
/* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT    */
33
/* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;    */
34
/* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)        */
35
/* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN       */
36
/* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR    */
37
/* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  */
38
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.              */
39
/* --------------------------------------------------------------  */
40
/* PROLOG END TAG zYx                                              */
41
#ifdef __SPU__
42
#ifndef _TRUNCD2_H_
43
#define _TRUNCD2_H_     1
44
 
45
#include <spu_intrinsics.h>
46
 
47
/*
48
 * FUNCTION
49
 *      vector double _truncd2(vector double x)
50
 *
51
 * DESCRIPTION
52
 *      The _truncd2 function truncates the elements of the input vector
53
 *      downwards (towards zero) to the nearest integer.
54
 *
55
 */
56
static __inline vector double _truncd2(vector double in)
57
{
58
  vec_uchar16 splat_hi = (vec_uchar16) { 0,1,2,3,0,1,2,3, 8,9,10,11, 8,9,10,11 };
59
  vec_int4 exp, shift;
60
  vec_uint4 sign = (vec_uint4) { 0x80000000, 0, 0x80000000, 0 };
61
  vec_uint4 or_mask, and_mask, mask;
62
  vec_double2 in_hi, out;
63
 
64
  /* Construct a mask to remove the fraction bits. The mask
65
   * depends on the exponent of the floating point
66
   * input value.
67
   */
68
  in_hi = spu_shuffle(in, in, splat_hi);
69
  exp = spu_and(spu_rlmask((vec_int4)in_hi, -20), 0x7FF);
70
 
71
  shift = spu_sub(((vec_int4) { 1023, 1043, 1023, 1043 }), exp);
72
  or_mask = spu_andc(spu_cmpgt(shift, 0), sign);
73
 
74
  and_mask = spu_rlmask(((vec_uint4) { 0xFFFFF, -1, 0xFFFFF, -1 }), shift);
75
  mask = spu_or(spu_and(and_mask, spu_cmpgt(shift, -32)), or_mask);
76
 
77
  /* Apply the mask and return the result.
78
   */
79
  out = spu_andc(in, (vec_double2)(mask));
80
 
81
  return (out);
82
}
83
 
84
 
85
#endif /* _TRUNCD2_H_ */
86
#endif /* __SPU__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.