OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [newlib/] [libm/] [machine/] [spu/] [headers/] [vec_literal.h] - Blame information for rev 207

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
  (C) Copyright 2001,2006,
3
  International Business Machines Corporation,
4
  Sony Computer Entertainment, Incorporated,
5
  Toshiba Corporation,
6
 
7
  All rights reserved.
8
 
9
  Redistribution and use in source and binary forms, with or without
10
  modification, are permitted provided that the following conditions are met:
11
 
12
    * Redistributions of source code must retain the above copyright notice,
13
  this list of conditions and the following disclaimer.
14
    * Redistributions in binary form must reproduce the above copyright
15
  notice, this list of conditions and the following disclaimer in the
16
  documentation and/or other materials provided with the distribution.
17
    * Neither the names of the copyright holders nor the names of their
18
  contributors may be used to endorse or promote products derived from this
19
  software without specific prior written permission.
20
 
21
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
22
  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
23
  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
24
  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
25
  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
26
  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
27
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
28
  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
29
  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
30
  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
31
  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32
*/
33
#ifndef _VEC_LITERAL_H_
34
#define _VEC_LITERAL_H_
35
 
36
/* This header files provides an abstraction for the various implementations
37
 * of vector literal construction. The two formats are:
38
 *
39
 * 1) Altivec styled using parenthesis
40
 * 2) C grammer friendly styled using curly braces
41
 *
42
 * The macro, VEC_LITERAL has been developed to provide some portability
43
 * in these two styles. To achieve true portability, user must specify all
44
 * elements of the vector being initialized. A single element can be provided
45
 * but only the first element guarenteed across both construction styles.
46
 *
47
 * The VEC_SPLAT_* macros have been provided for portability of vector literal
48
 * construction when all the elements of the vector contain the same value.
49
 */
50
 
51
#include <spu_intrinsics.h>
52
 
53
#ifdef __ALTIVEC_LITERAL_STYLE__
54
/* Use altivec style.
55
 */
56
#define VEC_LITERAL(_type, ...) ((_type)(__VA_ARGS__))
57
 
58
#define VEC_SPLAT_U8(_val)      ((vector unsigned char)(_val))
59
#define VEC_SPLAT_S8(_val)      ((vector signed char)(_val))
60
 
61
#define VEC_SPLAT_U16(_val)     ((vector unsigned short)(_val))
62
#define VEC_SPLAT_S16(_val)     ((vector signed short)(_val))
63
 
64
#define VEC_SPLAT_U32(_val)     ((vector unsigned int)(_val))
65
#define VEC_SPLAT_S32(_val)     ((vector signed int)(_val))
66
#define VEC_SPLAT_F32(_val)     ((vector float)(_val))
67
 
68
#define VEC_SPLAT_U64(_val)     ((vector unsigned long long)(_val))
69
#define VEC_SPLAT_S64(_val)     ((vector signed long long)(_val))
70
#define VEC_SPLAT_F64(_val)     ((vector double)(_val))
71
 
72
#else
73
/* Use curly brace style.
74
 */
75
#define VEC_LITERAL(_type, ...) ((_type){__VA_ARGS__})
76
 
77
#define VEC_SPLAT_U8(_val)      ((vector unsigned char){_val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val})
78
#define VEC_SPLAT_S8(_val)      ((vector signed char){_val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val, _val})
79
 
80
#define VEC_SPLAT_U16(_val)     ((vector unsigned short){_val, _val, _val, _val, _val, _val, _val, _val})
81
#define VEC_SPLAT_S16(_val)     ((vector signed short){_val, _val, _val, _val, _val, _val, _val, _val})
82
 
83
#define VEC_SPLAT_U32(_val)     ((vector unsigned int){_val, _val, _val, _val})
84
#define VEC_SPLAT_S32(_val)     ((vector signed int){_val, _val, _val, _val})
85
#define VEC_SPLAT_F32(_val)     ((vector float){_val, _val, _val, _val})
86
 
87
#define VEC_SPLAT_U64(_val)     ((vector unsigned long long){_val, _val})
88
#define VEC_SPLAT_S64(_val)     ((vector signed long long){_val, _val})
89
#define VEC_SPLAT_F64(_val)     ((vector double){_val, _val})
90
 
91
#endif
92
 
93
#endif /* _VEC_LITERAL_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.