OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [arm-it-auto-2.d] - Blame information for rev 818

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#name: ARM IT automatic instruction generation 2
2
#as: -mthumb -march=armv7a -mimplicit-it=always
3
#objdump: -d --prefix-addresses --show-raw-insn
4
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
5
 
6
.*: +file format .*arm.*
7
 
8
Disassembly of section .text:
9
00000000 <.text> 3a40          subs    r2, #64.*
10
00000002 <.text\+0x2> bfa1          itttt   ge
11
00000004 <.text\+0x4> e8a0 500a     stmiage.w       r0!, {r1, r3, ip, lr}
12
00000008 <.text\+0x8> e8a0 500a     stmiage.w       r0!, {r1, r3, ip, lr}
13
0000000c <.text\+0xc> e8a0 500a     stmiage.w       r0!, {r1, r3, ip, lr}
14
00000010 <.text\+0x10> e8a0 500a     stmiage.w       r0!, {r1, r3, ip, lr}
15
00000014 <.text\+0x14> dcf4          bgt.n   00000000 <.text>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.