OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [d10v/] [inst.d] - Blame information for rev 818

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -dr
2
#name: D10V basic instruction test output
3
#as:
4
 
5
.*: +file format elf32-d10v
6
 
7
Disassembly of section .text:
8
 
9
00000000 :
10
   0:   a9 04 c2 29     sac     r0, a0  <-        sachi   r1, a0
11
   4:   a9 06 c2 2d     rac     r0, a0, -0x2    <-        rachi   r1, a0, -0x2
12
   8:   2f 00 32 26     nop             ||      slae    a0, r3
13
   c:   f2 11 08 00     ld      r1, @0x800
14
  10:   f3 01 08 00     ld2w    r0, @0x800
15
  14:   f7 01 08 00     st2w    r0, @0x800
16
  18:   f6 11 08 00     st      r1, @0x800
17
  1c:   6f 00 5e 00     nop             ->      nop
18
  20:   6f 00 5e 00     nop             ->      nop
19
  24:   2f 00 5e 00     nop             ||      nop
20
  28:   af 00 5e 00     nop             <-        nop
21
  2c:   23 11 de 00     not     r1      ||      nop
22
  30:   63 21 de 00     not     r2      ->      nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.