OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [addr32.d] - Blame information for rev 818

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#objdump: -drw -mi8086
2
#name: i386 32-bit addressing in 16-bit mode.
3
 
4
.*: +file format .*
5
 
6
Disassembly of section .text:
7
 
8
0+000 <.text>:
9
[        ]*0:[   ]+67 a0 98 08 60 00[    ]+addr32[       ]+mov[         ]+0x600898,%al
10
[        ]*6:[   ]+67 a1 98 08 60 00[    ]+addr32[       ]+mov[         ]+0x600898,%ax
11
[        ]*c:[   ]+67 66 a1 98 08 60 00[         ]+addr32[       ]+mov[         ]+0x600898,%eax
12
[        ]*13:[  ]+67 a2 98 08 60 00[    ]+addr32[       ]+mov[         ]+%al,0x600898
13
[        ]*19:[  ]+67 a3 98 08 60 00[    ]+addr32[       ]+mov[         ]+%ax,0x600898
14
[        ]*1f:[  ]+67 66 a3 98 08 60 00[         ]+addr32[       ]+mov[         ]+%eax,0x600898
15
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.