OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m32r/] [parallel.s] - Blame information for rev 818

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
; Test error messages where parallel instructions conflict
2
 
3
; { dg-options "-m32rx" }
4
; { dg-do assemble { target m32r-*-* } }
5
 
6
        .text
7
        .global parallel
8
parallel:
9
        mv r1,r0 || mv r2,r1
10
        ; { dg-warning "output of 1st instruction" "parallel output overlaps input" { target *-*-* } { 9 } }
11
        mv r1,r0 || mv r0,r2
12
        ; { dg-warning "output of 2nd instruction" "parallel output overlaps input" { target *-*-* } { 11 } }
13
        mv r1,r0 || mv r1,r2
14
        ; { dg-error "instructions write to the same destination register" "parallel overlapping destinations" { target *-*-* } { 13 } }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.