OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m32r/] [pic.d] - Blame information for rev 205

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#as: -K PIC
2 
#objdump: -dr
3 
#name: pic
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
0+0000 :
10 
   0:   7e 01 f0 00     bl 4  \|\| nop
11 
   4:   ec 00 00 00     ld24 r12,0
12 
                        4: R_M32R_GOTPC24       _GLOBAL_OFFSET_TABLE_
13 
   8:   0c ae f0 00     add r12,lr \|\| nop
14 
 
15 
0+000c :
16 
   c:   7e 01 f0 00     bl 10  \|\| nop
17 
  10:   dc c0 00 00     seth r12,[#]0x0
18 
                        10: R_M32R_GOTPC_HI_SLO _GLOBAL_OFFSET_TABLE_
19 
  14:   8c ac 00 00     add3 r12,r12,[#]0
20 
                        14: R_M32R_GOTPC_LO     _GLOBAL_OFFSET_TABLE_\+0x4
21 
  18:   0c ae f0 00     add r12,lr \|\| nop
22 
 
23 
0+001c :
24 
  1c:   7e 01 f0 00     bl 20  \|\| nop
25 
  20:   dc c0 00 00     seth r12,[#]0x0
26 
                        20: R_M32R_GOTPC_HI_ULO _GLOBAL_OFFSET_TABLE_
27 
  24:   8c ec 00 00     or3 r12,r12,[#]0x0
28 
                        24: R_M32R_GOTPC_LO     _GLOBAL_OFFSET_TABLE_\+0x4
29 
  28:   0c ae f0 00     add r12,lr \|\| nop
30 
 
31 
0+002c :
32 
  2c:   e0 00 00 00     ld24 r0,0
33 
                        2c: R_M32R_GOT24        sym
34 
 
35 
0+0030 :
36 
  30:   dc c0 00 00     seth r12,[#]0x0
37 
                        30: R_M32R_GOT16_HI_SLO sym2
38 
  34:   8c ac 00 00     add3 r12,r12,[#]0
39 
                        34: R_M32R_GOT16_LO     sym2\+0x4
40 
  38:   dc c0 00 00     seth r12,[#]0x0
41 
                        38: R_M32R_GOT16_HI_ULO sym2
42 
  3c:   8c ec 00 00     or3 r12,r12,[#]0x0
43 
                        3c: R_M32R_GOT16_LO     sym2\+0x4
44 
 
45 
0+0040 :
46 
  40:   fe 00 00 00     bl 40
47 
                        40: R_M32R_26_PLTREL    func

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.