OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-1-n32.d] - Blame information for rev 859

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius
#source: reloc-1a.s -mabi=n32
2
#source: reloc-1b.s -mabi=n32
3
#ld: -r
4
#readelf: --relocs
5
 
6
Relocation section '\.rela\.text' .*
7
.*
8
#
9
# Relocations against tstarta
10
#
11
.* R_MIPS_HI16 .* \.text \- 8010
12
.* R_MIPS_LO16 .* \.text \- 8010
13
.* R_MIPS_HI16 .* \.text \- 8000
14
.* R_MIPS_LO16 .* \.text \- 8000
15
.* R_MIPS_HI16 .* \.text \+ 0
16
.* R_MIPS_LO16 .* \.text \+ 0
17
.* R_MIPS_HI16 .* \.text \+ 7ff0
18
.* R_MIPS_LO16 .* \.text \+ 7ff0
19
.* R_MIPS_HI16 .* \.text \+ 8010
20
.* R_MIPS_LO16 .* \.text \+ 8010
21
#
22
# Relocations against t32a
23
#
24
.* R_MIPS_HI16 .* \.text \- 7ff0
25
.* R_MIPS_LO16 .* \.text \- 7ff0
26
.* R_MIPS_HI16 .* \.text \- 7fe0
27
.* R_MIPS_LO16 .* \.text \- 7fe0
28
.* R_MIPS_HI16 .* \.text \+ 20
29
.* R_MIPS_LO16 .* \.text \+ 20
30
.* R_MIPS_HI16 .* \.text \+ 8010
31
.* R_MIPS_LO16 .* \.text \+ 8010
32
.* R_MIPS_HI16 .* \.text \+ 8030
33
.* R_MIPS_LO16 .* \.text \+ 8030
34
#
35
# Relocations against _start
36
#
37
.* R_MIPS_HI16 .* _start \- 8010
38
.* R_MIPS_LO16 .* _start \- 8010
39
.* R_MIPS_HI16 .* _start \- 8000
40
.* R_MIPS_LO16 .* _start \- 8000
41
.* R_MIPS_HI16 .* _start \+ 0
42
.* R_MIPS_LO16 .* _start \+ 0
43
.* R_MIPS_HI16 .* _start \+ 7ff0
44
.* R_MIPS_LO16 .* _start \+ 7ff0
45
.* R_MIPS_HI16 .* _start \+ 8010
46
.* R_MIPS_LO16 .* _start \+ 8010
47
#
48
# Relocations against tstarta
49
#
50
.* R_MIPS_GOT16 .* \.text \- 8010
51
.* R_MIPS_LO16 .* \.text \- 8010
52
.* R_MIPS_GOT16 .* \.text \- 8000
53
.* R_MIPS_LO16 .* \.text \- 8000
54
.* R_MIPS_GOT16 .* \.text \+ 0
55
.* R_MIPS_LO16 .* \.text \+ 0
56
.* R_MIPS_GOT16 .* \.text \+ 7ff0
57
.* R_MIPS_LO16 .* \.text \+ 7ff0
58
.* R_MIPS_GOT16 .* \.text \+ 8010
59
.* R_MIPS_LO16 .* \.text \+ 8010
60
#
61
# Relocations against t32a
62
#
63
.* R_MIPS_GOT16 .* \.text \- 7ff0
64
.* R_MIPS_LO16 .* \.text \- 7ff0
65
.* R_MIPS_GOT16 .* \.text \- 7fe0
66
.* R_MIPS_LO16 .* \.text \- 7fe0
67
.* R_MIPS_GOT16 .* \.text \+ 20
68
.* R_MIPS_LO16 .* \.text \+ 20
69
.* R_MIPS_GOT16 .* \.text \+ 8010
70
.* R_MIPS_LO16 .* \.text \+ 8010
71
.* R_MIPS_GOT16 .* \.text \+ 8030
72
.* R_MIPS_LO16 .* \.text \+ 8030
73
#
74
# Relocations against sdg
75
#
76
.* R_MIPS_GPREL16 .* sdg \- 4
77
.* R_MIPS_GPREL16 .* sdg \+ 0
78
.* R_MIPS_GPREL16 .* sdg \+ 4
79
#
80
# Relocations against sdla.  .sdata should be the first piece of gp-relative
81
# data, which the linker script should put _gp - 0x7ff0.
82
#
83
.* R_MIPS_GPREL16 .* \.sdata \- 7fe4
84
.* R_MIPS_GPREL16 .* \.sdata \- 7fe0
85
.* R_MIPS_GPREL16 .* \.sdata \- 7fdc
86
#
87
# Relocations against tstarta
88
#
89
.* R_MIPS_26 .* \.text \- 4
90
.* R_MIPS_26 .* \.text \+ 0
91
.* R_MIPS_26 .* \.text \+ 4
92
#
93
# Relocations against t32a
94
#
95
.* R_MIPS_26 .* \.text \+ 1c
96
.* R_MIPS_26 .* \.text \+ 20
97
.* R_MIPS_26 .* \.text \+ 24
98
#
99
# Relocations against _start
100
#
101
.* R_MIPS_26 .* _start \- 4
102
.* R_MIPS_26 .* _start \+ 0
103
.* R_MIPS_26 .* _start \+ 4
104
#
105
# Relocations against tstartb
106
#
107
.* R_MIPS_HI16 .* \.text \+ 7fe0
108
.* R_MIPS_LO16 .* \.text \+ 7fe0
109
.* R_MIPS_HI16 .* \.text \+ 7ff0
110
.* R_MIPS_LO16 .* \.text \+ 7ff0
111
.* R_MIPS_HI16 .* \.text \+ fff0
112
.* R_MIPS_LO16 .* \.text \+ fff0
113
.* R_MIPS_HI16 .* \.text \+ 17fe0
114
.* R_MIPS_LO16 .* \.text \+ 17fe0
115
.* R_MIPS_HI16 .* \.text \+ 18000
116
.* R_MIPS_LO16 .* \.text \+ 18000
117
#
118
# Relocations against t32b
119
#
120
.* R_MIPS_HI16 .* \.text \+ 8000
121
.* R_MIPS_LO16 .* \.text \+ 8000
122
.* R_MIPS_HI16 .* \.text \+ 8010
123
.* R_MIPS_LO16 .* \.text \+ 8010
124
.* R_MIPS_HI16 .* \.text \+ 10010
125
.* R_MIPS_LO16 .* \.text \+ 10010
126
.* R_MIPS_HI16 .* \.text \+ 18000
127
.* R_MIPS_LO16 .* \.text \+ 18000
128
.* R_MIPS_HI16 .* \.text \+ 18020
129
.* R_MIPS_LO16 .* \.text \+ 18020
130
#
131
# Relocations against _start
132
#
133
.* R_MIPS_HI16 .* _start \- 8010
134
.* R_MIPS_LO16 .* _start \- 8010
135
.* R_MIPS_HI16 .* _start \- 8000
136
.* R_MIPS_LO16 .* _start \- 8000
137
.* R_MIPS_HI16 .* _start \+ 0
138
.* R_MIPS_LO16 .* _start \+ 0
139
.* R_MIPS_HI16 .* _start \+ 7ff0
140
.* R_MIPS_LO16 .* _start \+ 7ff0
141
.* R_MIPS_HI16 .* _start \+ 8010
142
.* R_MIPS_LO16 .* _start \+ 8010
143
#
144
# Relocations against tstartb
145
#
146
.* R_MIPS_GOT16 .* \.text \+ 7fe0
147
.* R_MIPS_LO16 .* \.text \+ 7fe0
148
.* R_MIPS_GOT16 .* \.text \+ 7ff0
149
.* R_MIPS_LO16 .* \.text \+ 7ff0
150
.* R_MIPS_GOT16 .* \.text \+ fff0
151
.* R_MIPS_LO16 .* \.text \+ fff0
152
.* R_MIPS_GOT16 .* \.text \+ 17fe0
153
.* R_MIPS_LO16 .* \.text \+ 17fe0
154
.* R_MIPS_GOT16 .* \.text \+ 18000
155
.* R_MIPS_LO16 .* \.text \+ 18000
156
#
157
# Relocations against t32b
158
#
159
.* R_MIPS_GOT16 .* \.text \+ 8000
160
.* R_MIPS_LO16 .* \.text \+ 8000
161
.* R_MIPS_GOT16 .* \.text \+ 8010
162
.* R_MIPS_LO16 .* \.text \+ 8010
163
.* R_MIPS_GOT16 .* \.text \+ 10010
164
.* R_MIPS_LO16 .* \.text \+ 10010
165
.* R_MIPS_GOT16 .* \.text \+ 18000
166
.* R_MIPS_LO16 .* \.text \+ 18000
167
.* R_MIPS_GOT16 .* \.text \+ 18020
168
.* R_MIPS_LO16 .* \.text \+ 18020
169
#
170
# Relocations against sdg
171
#
172
.* R_MIPS_GPREL16 .* sdg \- 4
173
.* R_MIPS_GPREL16 .* sdg \+ 0
174
.* R_MIPS_GPREL16 .* sdg \+ 4
175
#
176
# Relocations against sdlb
177
#
178
.* R_MIPS_GPREL16 .* \.sdata \- 7fc4
179
.* R_MIPS_GPREL16 .* \.sdata \- 7fc0
180
.* R_MIPS_GPREL16 .* \.sdata \- 7fbc
181
#
182
# Relocations against tstartb
183
#
184
.* R_MIPS_26 .* \.text \+ ffec
185
.* R_MIPS_26 .* \.text \+ fff0
186
.* R_MIPS_26 .* \.text \+ fff4
187
#
188
# Relocations against t32b
189
#
190
.* R_MIPS_26 .* \.text \+ 1000c
191
.* R_MIPS_26 .* \.text \+ 10010
192
.* R_MIPS_26 .* \.text \+ 10014
193
#
194
# Relocations against _start
195
#
196
.* R_MIPS_26 .* _start \- 4
197
.* R_MIPS_26 .* _start \+ 0
198
.* R_MIPS_26 .* _start \+ 4
199
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.