OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-powerpc/] [aix-glink-1-32.dd] - Blame information for rev 862

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
 
2 
.*
3 
 
4 
 
5 
Disassembly of section \.text:
6 
 
7 
10000000 <\.f1>:
8 
10000000:       4e 80 00 20     br
9 
 
10 
10000004 <\.f2>:
11 
10000004:       48 00 00 05     bl      10000008 <\.f3>
12 
 
13 
10000008 <\.f3>:
14 
10000008:       4e 80 00 20     br
15 
 
16 
1000000c <\.ext>:
17 
1000000c:       81 82 00 00     l       r12,0\(r2\)
18 
10000010:       90 41 00 14     st      r2,20\(r1\)
19 
10000014:       80 0c 00 00     l       r0,0\(r12\)
20 
10000018:       80 4c 00 04     l       r2,4\(r12\)
21 
1000001c:       7c 09 03 a6     mtctr   r0
22 
10000020:       4e 80 04 20     bctr
23 
10000024:       00 00 00 00     \.long 0x0
24 
10000028:       00 0c 80 00     \.long 0xc8000
25 
1000002c:       00 00 00 00     \.long 0x0
26 
 
27 
Disassembly of section \.data:
28 
 
29 
20000000 :
30 
20000000:       20 00 00 08     .*
31 
20000004:       10 00 00 0c     .*
32 
 
33 
20000008 :
34 
20000008:       10 00 00 00     .*
35 
2000000c:       20 00 00 20     .*
36 
20000010:       00 00 00 00     .*
37 
 
38 
20000014 :
39 
20000014:       10 00 00 04     .*
40 
20000018:       20 00 00 20     .*
41 
2000001c:       00 00 00 00     .*
42 
 
43 
20000020 :
44 
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.