OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-powerpc/] [aix-ref-1-32.od] - Blame information for rev 862

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
 
2 
.*
3 
 
4 
 
5 
Disassembly of section \.text:
6 
 
7 
.* :
8 
.*:     60 00 00 00     oril    r0,r0,0
9 
                        .*: R_REF       foo2\+.*
10 
.*:     80 22 00 00     l       r1,0\(r2\)
11 
                        .*: R_TOC       stuff\+.*
12 
.*:     4e 80 00 20     br
13 
 
14 
.* :
15 
.*:     60 00 00 00     oril    r0,r0,0
16 
                        .*: R_REF       foo6\+.*
17 
                        .*: R_REF       foo4\+.*
18 
.*:     80 22 00 00     l       r1,0\(r2\)
19 
                        .*: R_TOC       stuff\+.*
20 
 
21 
.* :
22 
.*:     60 00 00 00     oril    r0,r0,0
23 
.*:     80 22 00 00     l       r1,0\(r2\)
24 
                        .*: R_TOC       stuff\+.*
25 
 
26 
.* :
27 
.*:     60 00 00 00     oril    r0,r0,0
28 
.*:     80 22 00 00     l       r1,0\(r2\)
29 
                        .*: R_TOC       stuff\+.*
30 
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.