OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-powerpc/] [tlsmark32.d] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 205 julius 
#source: tlsmark32.s
2 
#source: tlslib32.s
3 
#as: -a32
4 
#ld: -melf32ppc
5 
#objdump: -dr
6 
#target: powerpc*-*-*
7 
 
8 
.*:     file format elf32-powerpc
9 
 
10 
Disassembly of section \.text:
11 
 
12 
0+1800094 <_start>:
13 
 1800094:       48 00 00 14     b       18000a8 <_start\+0x14>
14 
 1800098:       38 63 90 00     addi    r3,r3,-28672
15 
 180009c:       80 83 00 00     lwz     r4,0\(r3\)
16 
 18000a0:       3c 62 00 00     addis   r3,r2,0
17 
 18000a4:       48 00 00 0c     b       18000b0 <_start\+0x1c>
18 
 18000a8:       3c 62 00 00     addis   r3,r2,0
19 
 18000ac:       4b ff ff ec     b       1800098 <_start\+0x4>
20 
 18000b0:       38 63 10 00     addi    r3,r3,4096
21 
 18000b4:       80 83 80 00     lwz     r4,-32768\(r3\)
22 
 18000b8:       38 7f ff f4     addi    r3,r31,-12
23 
 18000bc:       3f a0 01 80     lis     r29,384
24 
 18000c0:       3b bd 00 c8     addi    r29,r29,200
25 
 18000c4:       48 00 00 05     bl      18000c8 <__tls_get_addr>
26 
 
27 
0+18000c8 <__tls_get_addr>:
28 
 18000c8:       4e 80 00 20     blr
29 
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.