OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [config/] [or32/] [or32-protos.h] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 399 jeremybenn
/* Definitions of target machine for GNU compiler, OR32 cpu.
2 282 jeremybenn
 
3 399 jeremybenn
   Copyright (C) 2010 Embecosm Limited
4
 
5
This file is part of GCC.
6
 
7
GCC is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3, or (at your option)
10
any later version.
11
 
12
GCC is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with GCC; see the file COPYING3.  If not see
19
<http://www.gnu.org/licenses/>.  */
20
 
21 282 jeremybenn
#ifndef GCC_OR32_PROTOS_H
22
#define GCC_OR32_PROTOS_H
23
 
24 332 jeremybenn
/* The following are for general support. */
25
extern int         or32_trampoline_code_size (void);
26
 
27 282 jeremybenn
/* The following are only needed when handling the machine definition. */
28
#ifdef RTX_CODE
29
extern void        or32_expand_prologue (void);
30 399 jeremybenn
extern void        or32_expand_epilogue (rtx sibcall);
31 282 jeremybenn
extern const char *or32_output_move_double (rtx *operands);
32
extern void        or32_expand_conditional_branch (rtx               *operands,
33
                                                   enum machine_mode  mode);
34
extern int         or32_emit_cmove (rtx  dest,
35
                                    rtx  op,
36
                                    rtx  true_cond,
37
                                    rtx  false_cond);
38
extern const char *or32_output_bf (rtx * operands);
39
extern const char *or32_output_cmov (rtx * operands);
40
extern void        or32_expand_sibcall (rtx  result ATTRIBUTE_UNUSED,
41
                                        rtx  addr,
42
                                        rtx  args_size);
43
extern void        or32_emit_set_const32 (rtx  op0,
44
                                          rtx  op1);
45
#endif
46
 
47
#endif
48 399 jeremybenn
extern int or32_struct_alignment (tree);
49
extern int or32_data_alignment (tree, int);
50
 
51
extern int or32_initial_elimination_offset (int, int);
52
extern bool or32_save_reg_p_cached (int regno);
53
extern void or32_print_jump_restore (rtx jump_address);
54
 
55
 
56
/* For RETURN_ADDR_RTX */
57
extern rtx get_hard_reg_initial_val (enum machine_mode, unsigned int);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.