OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [debug/] [pr44178.C] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 301 jeremybenn
// PR debug/44178
2
// { dg-do compile }
3
// { dg-options "-funroll-loops -fcompare-debug" { target i?86-*-* x86_64-*-* } }
4
// { dg-options "-fsched-pressure -funroll-loops -fschedule-insns -fcompare-debug" { target i?86-*-* x86_64-*-* } }
5
 
6
struct A
7
{
8
  A ();
9
  A (const A &) {}
10
  A &operator = (const A &);
11
};
12
 
13
struct B
14
{
15
  int u1;
16
  A u2;
17
  int u3;
18
  int i;
19
};
20
 
21
B f1 (int *);
22
B f2 (int, int, int, int);
23
B f3 (B *, B *);
24
 
25
B
26
f4 (int x, int y, int z)
27
{
28
  B b1, b2;
29
  for (int i = x; i > 0; i--)
30
    for (int j = y; j > 0; j--)
31
      {
32
        int k;
33
        f1 (&k);
34
        b2 = f2 (i, 0, 0, z);
35
        if (b2.i) return b2;
36
        f3 (&b1, &b2);
37
      }
38
  return b1;
39
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.