OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [ext/] [altivec-17.C] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 301 jeremybenn
// { dg-do compile { target powerpc*-*-* } }
2
// { dg-require-effective-target powerpc_altivec_ok }
3
// { dg-options "-maltivec" }
4
 
5
// Make sure that bool vectors have distinct names to int vectors
6
 
7
#define vector__ __attribute__((altivec (vector__)))
8
#define bool__ __attribute__((altivec(bool__)))
9
 
10
typedef vector__ unsigned int simd_type;
11
typedef vector__ bool__ int bool_simd_type;
12
 
13
void Foo (bool_simd_type const &a)
14
{
15
  simd_type const &v = a; // { dg-error "'const __vector.4. unsigned int&' from expression of type 'const __vector.4. __bool int'" }
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.