OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [960830-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 297 jeremybenn
#ifdef __i386__
2
f (rp)
3
     unsigned int *rp;
4
{
5
  __asm__ ("mull %3" : "=a" (rp[0]), "=d" (rp[1]) : "%0" (7), "rm" (7));
6
}
7
 
8
main ()
9
{
10
  unsigned int s[2];
11
 
12
  f (s);
13
  if (s[1] != 0 || s[0] != 49)
14
    abort ();
15
 exit (0);
16
}
17
#else
18
main ()
19
{
20
  exit (0);
21
}
22
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.