OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [loop-10.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 297 jeremybenn
/* Reduced from PR optimization/5076, PR optimization/2847 */
2
 
3
static int count = 0;
4
 
5
static void
6
inc (void)
7
{
8
  count++;
9
}
10
 
11
int
12
main (void)
13
{
14
  int iNbr = 1;
15
  int test = 0;
16
  while (test == 0)
17
    {
18
      inc ();
19
      if (iNbr == 0)
20
        break;
21
      else
22
        {
23
          inc ();
24
          iNbr--;
25
        }
26
      test = 1;
27
    }
28
  if (count != 2)
29
    abort ();
30
  return 0;
31
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.