OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pr32176.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* Contributed by Francois-Xavier Coudert  <fxcoudert@gcc.gnu.org>  */
2
 
3
/* { dg-do compile } */
4
/* { dg-options "-O2 -fprefetch-loop-arrays -w" } */
5
/* { dg-options "-O2 -fprefetch-loop-arrays -march=i686 -msse" { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
6
/* { dg-require-effective-target sse { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
7
 
8
void foo (void)
9
{
10
  int i, m;
11
  float xa[21];
12
 
13
  m = 0;
14
  while (1)
15
    {
16
      i = 0;
17
      while (1)
18
        {
19
          if (xa[(long int)i] == xa[(long int)(i+m)])
20
            _gfortran_abort ();
21
          if (i == 10)
22
            break;
23
          i++;
24
        }
25
      if (m == 10)
26
        break;
27
      m++;
28
    }
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.