OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [switch-4.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* PR middle-end/17657 */
2
/* { dg-do compile } */
3
/* { dg-options "-O2" } */
4
 
5
extern signed char foo(int);
6
 
7
void bar (void)
8
{
9
  signed char tmp = foo (0);
10
  int t1 = tmp;
11
  switch (t1)
12
    {
13
    case 1: foo (1); break;
14
    case 2: foo (2); break;
15
    case 3: foo (3); break;
16
    case 4: foo (4); break;
17
    case 5: foo (5); break;
18
    case 6: foo (6); break;
19
    case 7: foo (7); break;
20
    case 255: foo (8); break;
21
    default: break;
22
    }
23
}
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.