OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [torture/] [arm-fp16-ops-5.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* Test various operators on __fp16 and mixed __fp16/float operands.  */
2
/* { dg-do compile { target arm*-*-* } } */
3
/* { dg-require-effective-target arm_neon_ok } */
4
/* { dg-options "-mfp16-format=ieee -mfpu=neon-fp16 -mfloat-abi=softfp" } */
5
 
6
#include "arm-fp16-ops.h"
7
 
8
/* We've specified options for hardware float, including fp16 support, so
9
   we should not see any calls to libfuncs here.  */
10
/* { dg-final { scan-assembler-not "\tbl\t__.*hf2" } } */
11
/* { dg-final { scan-assembler-not "\tbl\t__.*hf3" } } */
12
/* { dg-final { scan-assembler-not "\tbl\t__gnu_h\[a-z\]*_ieee" } } */
13
/* { dg-final { scan-assembler-not "\tbl\t__gnu_h2f_ieee" } } */
14
/* { dg-final { scan-assembler-not "\tbl\t__gnu_f2h_ieee" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.